Anda di halaman 1dari 3

Reg. No.

M.E. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2010 Elective VLSI Design VL 9261 ASIC DESIGN

(Common to M.E. Applied Electronics and M.E. Computer & Communication) (Regulation 2009) Time : Three hours Answer ALL questions Maximum : 100 Marks

PART A (10 2 = 20 Marks) 1. 2. 3. List the important features of Gate Array-Based ASICS. What is the advantage of based design rule?

Compare antifuse, SRAM, EPROM and EEPROM technologies with respect to erasing mechanism. Define t CRIT .

4. 5. 6. 7. 8. 9.

List the different features of XILINX LCA interconnect architecture. What do you understand by the term Half Gate ASIC?

Differentiate between physical faults and logical faults. List any four issues that are to be considered when partitioning a complex system into custom ASICs. Name the goals and objectives of detailed routing.

10.

State the function of IDDQ test.

Question Paper Code : 98088

PART B (5 16 = 80 Marks) 11. (a) Discuss the different types of ASICs with neat sketches. Or (b) (i)

Explain the Data path logic for a full adder along with different data path elements to be used in the design.

(ii)

How do transistor resistance, parasitic capacitance and load capacitance affect the logic cell delay in ASICs? Explain. (8)

12.

(a)

(i)

With a neat sketch explain the programming of Antifuse. What are its advantages and disadvantages? (8)

(ii)

What are the bench mark circuits proposed by PREP for the selection of programmable ASICs? Or (8)

(b)

(i)

Draw and explain the features of XILINX 3000 CLB and the different types of interconnections. (10)

(ii)

What are the various ac and dc issues common to FPGA I/O cell

13.

(a)

(i)

Draw the interconnect architecture used in Actel ACT and discuss the routing process. (10)

(ii)

Explain the EDIF standard and write an EDIF net list for an example circuit. Or (6)

(b)

(i)

Discuss the different parasitic capacitances that contribute to (10)

interconnect delay in XILINX LCA array.

(ii)

Explain the various steps involved in the schematic design entry for (6)

ASICs.

4
2

design?

1
(6)

0
(8)

1
(16)

98088

14.

(a)

(i)

(ii)

Enumerate on the various operators used in Verilog. Or

(b)

(i) (ii)

Write a note on package and libraries of VHDL.

15.

(a)

(i)

What are different methods available for testing ASICs and explain the BIST technique in detail. (8)

(ii)

Discuss the different methods of partitioning with relevant sketches. (8) Or

(b)

(i)

Explain the procedure for measurement of delay in floor planning. (8)

(ii)

Draw and explain how global routing is established between and inside blocks. (8)

4
3

With example explain how Verilog is used to define delays.

0
(8) (8)

1
(8)

Write the VHDL code for a 8 bit ripple carry adder using full adder as a component. (8)

98088