Anda di halaman 1dari 47

1

29

RJ11

INT.SPKR

29

INT.MIC

Headphone Out

22

HDD

MODEM
MDC Card

29

ALC269

21

21

DDR Memory I/F

C-Link0

6,7,8,9,10,11

71.ICH9M.00U

Serial Peripheral I/F

LPC I/F

eSATA
/USB 22

16,17,18,19

High Definition Audio

12 USB

4 SATA

ACPI 1.1

PCI/PCI BRIDGE

6 PCIe ports

ICH9M

71.CNTIG.00U

LVDS, CRT I/F

INTEGRATED GRAHPICS

X4 DMI
400MHz

4, 5

41~47

M82M
VRAMx4 256MB

ATI

25

JMICRO380

26

USB
3 Port22

22

14

CAMERA

BlueTooth

LPC BUS

Touch
Pad 27

28

INT.
KB 27

WPC773

KBC

Winbond

SPI I/F

UMTS(3G)

Mini Card

Kedron a/b/g/n

TXFM24

25

24

26

25

25

4M byte
28

BIOS

RJ45

1394

PCI-E /USB 2.0

23

4 in 1

13

S-Video
13

CRT

WXGA/SXGA+
15"LCD 14

MS/MS Pro/
MMC/SD

Mini Card

TRL8111C

LAN

USB Cardreader

G577

S-Video

RGB CRT

LVDS

PCI-E /USB 2.0

PCI-E

PCI-E

D
34

OUTPUTS

1D5V_S0

2D5V_S0
(300mA)

4.0A
5V

47A

Sheet

D45/D46

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

0~1.3V

VCC_CORE_S0

Wistron Corporation

DCBATOUT

OUTPUTS

33

100mA

UP+5V

18V

CHG_PWR

ISL6266A

INPUTS

38
OUTPUTS

CPU DC/DC

DCBATOUT

INPUTS

BQ24745

GFX_CORE

CHARGER

DCBATOUT

OUTPUTS

37

35

35

DDR_VREF_S3

DDR_VREF_S0
(1.5A)

35

1D8V_S3(10A)

ISL6263A
INPUTS

36

1D05V_M(11A)

NB DC/DC

1D8V_S3

APL5912

3D3V_S0

G9131

1D8V_S3

RT9026

DCBATOUT

INPUTS

TPS51124

3D3V_S5(5A)

5V_S5(5A)

OUTPUTS

SYSTEM DC/DC

DCBATOUT

INPUTS

TPS51125

SYSTEM DC/DC

BLOCK DIAGRAM
Document Number
Date: Friday, March 14, 2008

Size
A3

Title

<Core Design>

DEBUG
CONN. 27

LPC

BOTTOM

GND

VCC

TOP

PCB STACKUP

Project code: 91.4J001.001--D45


91.4K001.001--D46
PCB P/N
: 07248
REVISION
: SA

PCI-E/USB 2.0 New card

PCI-EG

20

G7921

667/800/1066MHz@1.05V

Cantiga
AGTL+ CPU I/F

HOST BUS

CDROM

AZALIA

800/667MHz

800/667MHz

Codec

12,13

DDR2 socket

12,13

DDR2 socket

MIC In

SATA

RTM875T-606-VD-GRT

Penryn

SATA

CLK GEN.

USB0

ICS9LPRS365YGLFT-GP

Mobile CPU

SATA

D45/D46 Block Diagram

USB

Comment

page 92

Reserved

ESI Strap (Server Only) ESI compatible mode is for server platforms only.
Rising Edge of PWROK
This signal should not be pulled low for desttop
and mobile.

GPIO20

GNT1#/
GPIO51

Controllable via Boot BIOS Destination bit


(Config Registers:Offset 3410h:bit 11:10).
GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
Sample low: the Integrated TPM will be disabled.
Sample high: the MCH TPM enable strap is sampled
low and the TPM Disable bit is clear, the
Integrated TPM will be enable.

Boot BIOS Destination


Selection 0:1.
Rising Edge of PWROK.
Integrated TPM Enable,
Rising Edge of CLPWROK

LANE3

MiniCard WLAN

NewCard WLAN

LANE2

PCIE Routing

TI7412

INT

REQ

GNT

page 17

G:CARDBUS
0
AD22 B:1394
F:Flash Media
G:SD Host

IDSEL

PCI Routing
Device

NEW1

FT
MINICARD

BLUETOOTH

4
WEBCAM

USB4
USB3

NC
USB2

Combo(ESATA/USB)

Pair

USB

USB Table

SMBus

ICH9M

KBC

ICH9 EDS 642879

PULL-UP 20K

ENERGY_DETECT

PULL-DOWN 20K
PULL-UP 20K

GPIO[20]
GPIO[49]

PULL-UP 20K

SPI_MISO

PULL-DOWN 15K

USB[11:0][P,N]

SMBC_ICH

SMB_CLK

BAT_SCL

DDR

CK505

LAN

BATTERY

MXM

Thermal

PULL-UP 20K

TP[3]

PULL-UP 20K

PULL-DOWN 20K

SPI_MOSI

TACH_[3:0]

PULL-UP 20K

SPI_CS1#/GPIO58/CLGPIO6

PULL-DOWN 20K

PULL-UP 15K

SATALED#

SPKR

PULL-UP 20K

PULL-UP 20K

PME#
PWRBTN#

PULL-UP 20K

LDRQ[1]/GPIO23

PULL-UP 20K

PULL-UP 20K

LAN_RXD[2:0]
LDRQ[0]

PULL-UP 20K

LDA[3:0]#/FHW[3:0]#

PULL-UP 20K

GNT[3:0]#/GPIO[55,53,51]

FSB Frequency
Select

Digital Display Port


(SDVO/DP/iHDMI)
Concurrent with PCIe

0.5

=
=
=
=

Reserve
XOR mode Enabled
ALLZ mode Enabled (Note 3)
Disabled (default)

0 = Normal operation(Default):
Lane Numbered in Order

0 = Dynamic ODT Disabled


1 = Dynamic ODT Enabled (Default)

00
10
01
11

0 = Enable (Note 3)
1= Disabled (default)

0 = Reverse Lanes,15->0,14->1 ect..


1= Normal operation(Default):Lane
Numbered in order

0 = Transport Layer Security (TLS) cipher


suite with no confidentiality
1 = TLS cipher suite with
confidentiality (default)

Local Flat Panel


(LFP) Present

1= LFP Card Present; PCIE disabled

0 = LFP Disabled (Default)

1 = SDVO Card Present

0 =No SDVO Card Present (Default)

0 = Only Digital Display Port


or PCIE is operational (Default)
1 =Digital display Port and PCIe are
operting simulataneously via the PEG port

Document Number
Date: Friday, March 14, 2008

Size

Title

UMA

Sheet

D45/D46

Reference
2

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PD

Wistron Corporation

NOTE:
1. All strap signals are sampled with respect to the leading edge of
the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the
Flash-decriptor section of the Firmware. This 'Soft-Strap' is
activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG/12/CFG13 straps can be enabled at any time.

L_DDC_DATA

SDVO Present

page 218

1 = Reverse Lanes
DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3)
DMI x2 mode[MCH -> ICH]:(3->0,2->1)

DMI Lane Reversal

FSB Dynamic ODT

XOR/ALL

000 = FSB1067
011 = FSB667
010 = FSB800
others = Reserved

Configuration

0 = DMI x2
1 = DMI x4 (Default)
0= The iTPM Host Interface is enabled(Note2)
1=The iTPM Host Interface is disalbed(default)

PCIE Loopback enable

SDVO_CTRLDATA

CFG20

CFG19

CFG16

CFG[13:12]

CFG10

PCIE Graphics Lane

Intel Management
engine Crypto strap

iTPM Host
Interface

CFG7

DMI x2 Select

CFG6

Reserved

Montevina Platform Design guide 22339

Strap Description

CFG5

CFG[4:3]
CFG8
CFG[15:14]
CFG[18:17]

CFG[2:0]

Pin Name

The pull-up or pull-down active when configured for nativeCFG9


GLAN_DOCK# functionality and determined by LAN controller

PULL-DOWN 20K

GLAN_DOCK#

HDA_SYNC

PULL-DOWN 20K

HDA_SDIN[3:0]
PULL-DOWN 20K

PULL-DOWN 20K

HDA_RST#
HDA_SDOUT

PULL-UP 20K

HDA_DOCK_EN#/GPIO33

PULL-DOWN 20K

PULL-DOWN 20K

HDA_BIT_CLK

PULL-UP 20K

DPRSLPVR/GPIO16

PULL-UP 20K

PULL-UP 20K

Rev.1.5

Cantiga chipset and ICH9M I/O controller


Hub strapping configuration

Resistor Type/Value

CL_RST0#

CL_DATA[1:0]

SIGNAL

CL_CLK[1:0]

ICH9M Integrated Pull-up


and Pull-down Resistors

SMBC_G792

Flash Descriptor
Sampled low:the Flash Descriptor Security will be
Security Override Strap overridden. If high,the security measures will be
Rising Edge of PWROK
in effect.This should only be enabled in manufacturing
environments using an external pull-up resister.

GPIO33/
HDA_DOCK
_EN#

This signal should not be pull low unless using


XOR Chain testing.

If sampled high, the system is strapped to the


"No Reboot" mode(ICH9 will disable the TCO Timer
system reboot feature). The status is readable
via the NO REBOOT bit.

Signal has weak internal pull-up. Sets bit 27


of MPC.LR(Device 28:Function 0:Offset D8)

XOR Chain Entrance.


Rising Edge of PWROK.

PCI Express Lane


Reversal. Rising Edge
of PWROK.
No Reboot.
Rising Edge of PWROK.

DMI Termination Voltage, The signal is required to be low for desktop


Rising Edge of PWROK.
applications and required to be high for
mobile applications.

Sampled low:Top-Block Swap mode(inverts A16 for


all cycles targeting FWH BIOS space).
Note: Software will not be able to clear the
Top-Swap bit until the system is rebooted
without GNT3# being pulled down.

Top-Block
Swap Override.
Rising Edge of PWROK.

TP3

SPKR

SATALED#

GPIO49

SPI_MOSI

GNT0#:
SPI_CS1#/
GPIO58

GNT3#/
GPIO55

PCIE config2 bit2,


Rising Edge of PWROK.

GNT2#/
GPIO53

This signal has a weak internal pull-up.


Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
This signal should not be pulled high.

PCIE config1 bit0,


Rising Edge of PWROK.

This signal has a weak internal pull-down.


Sets bit0 of RPC.PC(Config Registers:Offset 224h)

Allows entrance to XOR Chain testing when TP3


XOR Chain Entrance/
PCIE Port Config1 bit1, pulled low.When TP3 not pulled low at rising edge
of PWROK,sets bit1 of RPC.PC(Config Registers:
Rising Edge of PWROK
offset 224h). This signal has weak internal pull-down

Usage/When Sampled

HDA_SYNC

HDA_SDOUT

Signal

ICH9M Functional Strap Definitions


ICH9 EDS 642879 Rev.1.5

DY

SC4D7U6D3V3KX-GP
2
1

10KR2J-3-GP

R289
10KR2J-3-GP

C704

1
SC4D7U10V5ZY-3GP

C400

EC51

EC52

EC53

17

28

27

EC49

Byte 5, bit 5
0 = PCI1 enabled (default)
1= CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair
Byte 5, bit 4
0 = CR#_B controls SRC1 pair (default)
1= CR#_B controls SRC4 pair

0 = Overclocking of CPU and SRC Allowed


1 = Overclocking of CPU and SRC NOT allowed

PCI0/CR#_A

PCI1/CR#_B

PCI2/TME

Byte 5, bit 3
0 = SRC3 enabled (default)
1= CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair
Byte 5, bit 2
0 = CR#_C controls SRC0 pair (default),
1= CR#_C controls SRC2 pair

PCI_F5/ITP_EN

SRCT3/CR#_C

0 =SRC8/SRC8#
1 = ITP/ITP#

PCI4/27M_SEL

4
5
6
7

PCLKCLK1
PCLKCLK2
PCLKCLK3
PCLKCLK4
PCLKCLK5

SRCT11/CR#_H

SRCC11/CR#_G

SRCT7/CR#_F

SRCC7/CR#_E

SRCC3/CR#_D

PD

C372
DY

C375

CPU_SEL2_R

CLK_PCIE_MINI2#

1
10KR2J-3-GP
1
33R2J-2-GP

ICS9LPRS365YGLFT-GP
71.09365.00W

GNDSRC

GNDPCI
GND48
GND
GND
GNDSRC
GNDSRC
GNDCPU
GNDREF

SRCT0/DOTT_96
SRCC0/DOTC_96

SDATA
SCLK

C723

Byte 6, bit 4
0 = SRC11 enabled (default)
1= CR#_H controls SRC10

Byte 6, bit 5
0 = SRC11# enabled (default)
1= CR#_G controls SRC9

Byte 6, bit 6
0 = SRC7 enabled (default)
1= CR#_F controls SRC8

Byte 6, bit 7
0 = SRC7# enabled (default)
1= CR#_F controls SRC6

1
2

DY

R581
2

R580
2

VGA_27MSS

33R2J-2-GP
OSC_SPREAD

33R2J-2-GP
VGA_XIN1

RN36
3
4 SRN0J-6-GP

RN38
3
4 SRN0J-6-GP

OSC_SPREAD 42

1
1
1
0
0

3D3V_S0

2
R2790R0603-PAD
C397

Sheet

D45/D46
3

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

X
533M
667M
800M
1067M

FSB

PD

Wistron Corporation

100M
133M
166M
200M
266M

CPU

CLK_PCIE_PEG 41
CLK_PCIE_PEG# 41

CLK_PCIE_LAN 23
CLK_PCIE_LAN# 23

CLK_PCIE_NEW 25
CLK_PCIE_NEW# 25

CLK_CPU_BCLK 4
CLK_CPU_BCLK# 4

CLK_MCH_BCLK 6
CLK_MCH_BCLK# 6

CLK_PCIE_MINI2 25
CLK_PCIE_MINI2# 25

CLK_PCIE_CARD 26
CLK_PCIE_CARD# 26

CLK_PCIE_ICH 17
CLK_PCIE_ICH# 17

CLK_PCIE_MINI1 25
CLK_PCIE_MINI1# 25

CLK_MCH_3GPLL 7
CLK_MCH_3GPLL# 7

CLK_PCIE_SATA 16
CLK_PCIE_SATA# 16

DREFSSCLK 7
DREFSSCLK# 7

DREFCLK 7
DREFCLK# 7

Clock Generator
Document Number

0
0
1
1
0

Date: Tuesday, March 18, 2008

Size

1
0
0
0
0

SEL2 SEL1 SEL0


FSC FSB FSA

UMA

Title

VGA

1
C701

3D3V_S0

RN32
SRN0J-6-GP

RN33
SRN0J-6-GP

RN34
SRN0J-6-GP

RN60
SRN0J-6-GP

RN35
SRN0J-6-GP

RN43
SRN0J-6-GP

RN42
SRN0J-6-GP

RN41
SRN0J-6-GP

RN44
3
4 SRN0J-6-GP

4
3

4
3

4
3

4
3

4
3

3
4

3
4

3
4

RN40
3
4 SRN0J-6-GP

VGA_XIN1 42

2
1

CLK_PCIE_PEG_1
CLK_PCIE_PEG_1#
34
35

VGA_27M

2
1

R270
2
10KR2J-3-GP
2
1
CLK_PCIE_LAN_R
CLK_PCIE_LAN#_R

CLK_PCIE_NEW_R
CLK_PCIE_NEW#_R

CLK_PWRGD 17

CLK_CPU_BCLK_1
CLK_CPU_BCLK_1#

1
2

CLK_MCH_BCLK_1
CLK_MCH_BCLK_1#

1
2

1
2

1
2

SB

CLK_CPU_XDP_R
CLK_CPU_XDP#_R

CLK_PCIE_CARD_R
CLK_PCIE_CARD#_R

CLK_PCIE_ICH_1
CLK_PCIE_ICH_1#

UMA
1 RN39
2 SRN0J-6-GP

C703

PM_STPPCI# 17
PM_STPCPU# 17

32
33

30
31

48

56

54
53

51
50

47
46

44
43

41
40

38
37

2
1

2
1

CLK_PCIE_MINI_12
CLK_PCIE_MINI_12#

24
25
27
28

CLK_MCH_3GPLL_1
CLK_MCH_3GPLL_1#

2
1
2
1

17
18

UMA

CLK_PCIE_SATA_1
CLK_PCIE_SATA_1#

DREFSSCLK_1
DREFSSCLK#_1

4
3

21
22

DREFCLK_1
DREFCLK#_1

SMBD_ICH 12,19
SMBC_ICH 12,19

Byte 5, bit 1
0 = SRC3 enabled (default)
1= CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair
Byte 5, bit 0
0 = CR#_D controls SRC1 pair (default)
1= CR#_D controls SRC4 pair

DREFSSCLK#_1

SB

DREFSSCLK_1

SRCT10
SRCC10

SRCC11/CR#_G
SRCT11/CR#_H

SRCT9
SRCC9

NC#48

CK_PWRGD/PD#

CPUT0
CPUC0

CPUT1_F
CPUC1_F

CPUT2_ITP/SRCT8
CPUC2_ITP/SRCC8

SRCT7/CR#_F
SRCC7/CR#_E

SRCT6
SRCC6

PCI_STOP#
CPU_STOP#

SRCT4
SRCC4

SRCT3/CR#_C
SRCC3/CR#_D

SRCT2/SATAT
SRCC2/SATAC

C719

13
14

63
64

SC4D7U10V5ZY-3GP

C393

27MHZ_NONSS/SRCT1/SE1
27MHZ_SS/SRCC1/SE2

REF0/FSLC/TEST_SEL

FSLB/TEST_MODE

USB_48MHZ/FSLA

X2
X1

PCI_F5/ITP_EN

PCI4/27_SELECT

PCI3

PCI2/TME

PCI1/CR#_B

VDD96_IO
VDDPLL3_IO
VDDSRC_IO
VDDSRC_IO
VDDSRC_IO
VDDCPU_IO
PCI0/CR#_A

VDDSRC
VDDCPU

VDDPCI
VDD48
VDDPLL3
VDDREF

U18

DESCRIPTION

29

8
11
15
19
23
42
52
58

62

57

10

59
60

PCLKCLK0

39
55

2
9
16
61

1
R2820R0603-PAD
C399

12
20
26
36
45
49
1

1 33R2J-2-GP CLK48
R299
1
2K2R2J-2-GP

PIN NAME

DY

CLK_PCIE_MINI2

R274 2

R273 2

R298 2
2

2
C722

3D3V_CLKGEN_S0
SCD1U16V2ZY-2GP

0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96#


1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#

PCI3

Byte 5, bit 7
0 = PCI0 enabled (default)
1= CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair
Byte 5, bit 6
0 = CR#_A controls SRC0 pair (default),
1= CR#_A controls SRC2 pair

PD

PCLK_FWH
PCLK_KBC
PCLK_ICH
CLK48_ICH
CLK_ICH14

CLK_ICH14

CPU_SEL2

4,7
17

CLK48_ICH
CPU_SEL0
CPU_SEL1

17
4,7
4,7

1
22R2J-2-GP
1
22R2J-2-GP
1
22R2J-2-GP

GEN_XTAL_OUT

R295 2

PCLK_ICH

0R0402-PAD

R293 2

1 10MR2J-L-GP
DYR267
2

R291 2

2475R2F-L1-GP

3D3V_CLKPLL_S0

DY

TP68

PCLK_KBC

C718

3D3V_CLKGEN_S0
3D3V_48MPWR_S0

TP127

R283 1

PCLK_FWH

CLK_MCH_OE#

R268 2
1

C724

1
2

3D3V_S0

1
2

1
2

1
2

3D3V_CLKPLL_S0
C702

EC54

X4
X-14D31818M-35GP

GEN_XTAL_IN

GEN_XTAL_OUT_R

SC27P50V2JN-2-GP

C381
1
2

C382
SC27P50V2JN-2-GP
1
2

CL=20pF0.2pF

R284
10KR2J-3-GP

PCLKCLK2
PCLKCLK3
PCLKCLK4
PCLKCLK5

R286
10KR2J-3-GP

ICS9LPRS365YGLFT setting table


PIN NAME
DESCRIPTION

UMA

R287
10KR2J-3-GP

DY

10KR2J-3-GP

DY
R292

DY

R288
10KR2J-3-GP

DY

10KR2J-3-GP

R296VGA_27M_PH
R294

EC110

1
2

R582
2 3D3V_48MPWR_S0
0R0603-PAD
C730
C721

3D3V_S0

PD

DY

1
1
2

1
2

1
2

1
2

3D3V_S0

1
2
1

SC15P50V2JN-2-GP
2

SC15P50V2JN-2-GP
2

SC1U16V3ZY-GP
1

SCD1U16V2ZY-2GP
1

SCD1U16V2ZY-2GP
SC15P50V2JN-2-GP
2

SCD1U16V2ZY-2GP

SC15P50V2JN-2-GP
2

SCD1U16V2ZY-2GP

SC15P50V2JN-2-GP
2

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SC15P50V2JN-2-GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SC15P50V2JN-2-GP

SCD1U16V2ZY-2GP
1

16

H_STPCLK#
16
16
16

16
16
16

6
6

M4
N5
T2
V3
B2
C3
D2
D22
D3
F6

B1

RSVD_CPU_1
RSVD_CPU_2
RSVD_CPU_3
RSVD_CPU_4
RSVD_CPU_5
RSVD_CPU_6
RSVD_CPU_7
RSVD_CPU_8
RSVD_CPU_9
RSVD_CPU_10

RSVD_CPU_11

TP18
TP17
TP16
TP13
TP31
TP29
TP24
TP30
TP27
TP22

TP32

62.10079.001

BGA479-SKT6-GPU3

KEY_NC

RSVD#M4
RSVD#N5
RSVD#T2
RSVD#V3
RSVD#B2
RSVD#C3
RSVD#D2
RSVD#D22
RSVD#D3
RSVD#F6

STPCLK#
LINT0
LINT1
SMI#

A20M#
FERR#
IGNNE#

A17#
A18#
A19#
A20#
A21#
A22#
A23#
A24#
A25#
A26#
A27#
A28#
A29#
A30#
A31#
A32#
A33#
A34#
A35#
ADSTB1#

REQ0#
REQ1#
REQ2#
REQ3#
REQ4#

A3#
A4#
A5#
A6#
A7#
A8#
A9#
A10#
A11#
A12#
A13#
A14#
A15#
A16#
ADSTB0#

U35A 1 OF 4

HCLK
BCLK0
BCLK1

THERMTRIP#

PROCHOT#
THRMDA
THRMDC

THERMAL

BPM0#
BPM1#
BPM2#
BPM3#
PRDY#
PREQ#
TCK
TDI
TDO
TMS
TRST#
DBR#

HIT#
HITM#

RESET#
RS0#
RS1#
RS2#
TRDY#

LOCK#

IERR#
INIT#

BR0#

DEFER#
DRDY#
DBSY#

ADS#
BNR#
BPRI#

H_RS#0
H_RS#1
H_RS#2

A22
A21

C7

D21
A24
B25

AD4
AD3
AD1
AC4
AC2
AC1
AC5
AA6
AB3
AB5
AB6
C20

DY

DY

2
54D9R2F-L1-GP
2
54D9R2F-L1-GP

2
150R2F-1-GP

3D3V_S0

2 54D9R2F-L1-GP

2
54D9R2F-L1-GP
2
54D9R2F-L1-GP
2
54D9R2F-L1-GP
DY 2 54D9R2F-L1-GP

1D05V_S0

CLK_CPU_BCLK 3
CLK_CPU_BCLK# 3

R98
1
0R0402-PAD

PM_THRMTRIP#
should connect to
ICH9 and MCH
without T-ing
( No stub)

H_RS#[2..0]

R92 1
68R2-GP

Layout Note:
"CPU_GTLREF0"
0.5" max length.
R387

2 TEST1
1KR2J-1-GP

3,7
3,7
3,7

TEST4
2
1
C471DY
SCD1U10V2KX-4GP

E22
F24
E26
G22
F23
G25
E25
E23
K24
G24
J24
J23
H22
F26
K22
H23
J26
H26
H25

B22
B23
C21

AD26
TEST1
C23
TEST2
D25
RSVD_CPU_12 C24
TEST4
AF26
RSVD_CPU_13 AF1
RSVD_CPU_14 A26

H_D#16 N22
H_D#17 K25
H_D#18 P26
H_D#19 R23
H_D#20 L23
H_D#21 M24
H_D#22 L22
H_D#23 M23
H_D#24 P25
H_D#25 P23
H_D#26 P22
H_D#27 T24
H_D#28 R24
H_D#29 L25
H_D#30 T25
H_D#31 N25
L26
M26
N24

H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15

MISC

BGA479-SKT6-GPU3

BSEL0
BSEL1
BSEL2

GTLREF
TEST1
TEST2
TEST3
TEST4
TEST5
TEST6

D16#
D17#
D18#
D19#
D20#
D21#
D22#
D23#
D24#
D25#
D26#
D27#
D28#
D29#
D30#
D31#
DSTBN1#
DSTBP1#
DINV1#

D0#
D1#
D2#
D3#
D4#
D5#
D6#
D7#
D8#
D9#
D10#
D11#
D12#
D13#
D14#
D15#
DSTBN0#
DSTBP0#
DINV0#

U35B 2 OF 4

E5
B5
D24
D6
D7
AE6

1
1
1
1

2
2
2
2

6
6
6

27D4R2F-L1-GP
54D9R2F-L1-GP
27D4R2F-L1-GP
54D9R2F-L1-GP
H_DPRSTP# 7,16,32
H_DPSLP# 16
H_DPWR# 6
H_PWRGD 16
H_CPUSLP# 6
PSI#
32

R404
R403
R79
R80

H_DSTBN#2 6
H_DSTBP#2 6
H_DINV#2 6

H_D#[63..0]

H_DSTBP#[3..0]

H_DSTBN#[3..0]

H_DINV#[3..0]

H_DSTBN#3 6
H_DSTBP#3 6
H_DINV#3 6

Sheet

D45/D46

CPU (1 of 2)
4

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PD

Wistron Corporation

Layout Note:
Comp0, 2 connect with Zo=27.4 ohm, make
trace length shorter than 0.5" .
Comp1, 3 connect with Zo=55 ohm, make
trace length shorter than 0.5" .

COMP0
COMP1
COMP2
COMP3

H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63
AE24
AD24
AA21
AB22
AB21
AC26
AD20
AE22
AF23
AC25
AE21
AD21
AC22
AD23
AF22
AC23
AE25
AF24
AC20
R26
U26
AA1
Y1

H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
Y22
AB24
V24
V26
V23
T22
U25
U23
Y25
W22
Y23
W24
W25
AA23
AA24
AB25
Y26
AA26
U22

Document Number

DPRSTP#
DPSLP#
DPWR#
PWRGOOD
SLP#
PSI#

COMP0
COMP1
COMP2
COMP3

D48#
D49#
D50#
D51#
D52#
D53#
D54#
D55#
D56#
D57#
D58#
D59#
D60#
D61#
D62#
D63#
DSTBN3#
DSTBP3#
DINV3#

D32#
D33#
D34#
D35#
D36#
D37#
D38#
D39#
D40#
D41#
D42#
D43#
D44#
D45#
D46#
D47#
DSTBN2#
DSTBP2#
DINV2#

H_D#[63..0]

H_DSTBP#[3..0]

H_DSTBN#[3..0]

H_DINV#[3..0]

Date: Friday, March 14, 2008

Size

Title

ZZZZ

Net "TEST4" as short as possible,


make sure "TEST4" routing is
reference to GND and away other
noisy signals

CPU_SEL0
CPU_SEL1
CPU_SEL2

TP78
TP86

TP28

H_DSTBN#1
H_DSTBP#1
H_DINV#1
CPU_GTLREF0

6
6
6

6 H_DSTBN#0
6 H_DSTBP#0
6 H_DINV#0

DY C475

2 TEST2
DY 1KR2J-1-GP

DY
1
R411

1
R99

32

DY

C113
SC2200P50V2KX-2GP

R386
1KR2F-3-GP

1D05V_S0

CPU_PROCHOT#_R

1D05V_S0

H_THERMDC

H_THERMDA

Place testpoint on
H_IERR# with a GND
0.1" away

PM_THRMTRIP-A# 7,16

TP25

R93
56R2J-4-GP

1D05V_S0

H_THERMDA 20
H_THERMDC 20

All place within 2" to CPU

R74

XDP_DBRESET# R96

XDP_TRST#

R97

H_CPURST#

R64

R72

XDP_TDO

XDP_TCK

R60

XDP_BPM#5

R75

XDP_TDI

R67

XDP_TMS

TP3
TP2
TP4
TP7
TP6
TP5
TP8
TP12
TP11
TP9
TP10
TP26

CPU_PROCHOT#_R

XDP_BPM#0
XDP_BPM#1
XDP_BPM#2
XDP_BPM#3
XDP_BPM#4
XDP_BPM#5
XDP_TCK
XDP_TDI
XDP_TDO
XDP_TMS
XDP_TRST#
XDP_DBRESET#

6
6

H_TRDY# 6
H_HIT#
H_HITM#

G6
E4

H_LOCK# 6
H_CPURST# 6

H_INIT#

16,27

H_BREQ#0 6
H_IERR#

C1
F3
F4
G3
G2

H4

D20
B3

F1

H_DEFER# 6
H_DRDY# 6
H_DBSY# 6

H5
F21
E1

6
6
6

H_ADS#
H_BNR#
H_BPRI#

H1
E2
G5

TP20

SB use 62.10053.401

R95 1 H_STPCLK#_R D5
0R2J-2-GP
C6
B4
A3

H_INTR
H_NMI
H_SMI#

Y2
U5
R3
W6
U4
Y5
U1
R4
T5
T3
W2
W5
Y4
U2
V4
W3
AA4
AB2
AA3
V1

H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_A#32
H_A#33
H_A#34
H_A#35

A6
A5
C4

K3
H2
K2
J3
L1

H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4

H_A20M#
H_FERR#
H_IGNNE#

H_ADSTB#1

H_ADSTB#0
H_REQ#[4..0]

J4
L5
L4
K5
M3
N2
J1
N3
P5
P2
L2
P4
P1
R1
M1

H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16

H_A#[35..3]

2KR2F-3-GP

H_A#[35..3]

CONTROL
XDP/ITP SIGNALS

1
2

RESERVED

1
2

ICH
2

ADDR GROUP 1
1 1

ADDR GROUP 0
2

DATA GRP1

SC1KP50V2KX-1GP
2
1

DATA GRP2
DATA GRP3

DATA GRP0

A7
A9
A10
A12
A13
A15
A17
A18
A20
B7
B9
B10
B12
B14
B15
B17
B18
B20
C9
C10
C12
C13
C15
C17
C18
D9
D10
D12
D14
D15
D17
D18
E7
E9
E10
E12
E13
E15
E17
E18
E20
F7
F9
F10
F12
F14
F15
F17
F18
F20
AA7
AA9
AA10
AA12
AA13
AA15
AA17
AA18
AA20
AB9
AC10
AB10
AB12
AB14
AB15
AB17
AB18

VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC

VSSSENSE

VCCSENSE

VID0
VID1
VID2
VID3
VID4
VID5
VID6

VCCA
VCCA

VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP

BGA479-SKT6-GPU3

VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC

AE7

AF7

AD6
AF5
AE5
AF4
AE3
AF3
AE2

B26
C26

H_VID0
H_VID1
H_VID2
H_VID3
H_VID4
H_VID5
H_VID6

G21 CPU_G21
CPU_V6
V6
J6
K6
M6
J21
K21
M21
N21
N6
R21
R6
T21
T6
V21
W21

AB20
AB7
AC7
AC9
AC12
AC13
AC15
AC17
AC18
AD7
AD9
AD10
AD12
AD14
AD15
AD17
AD18
AE9
AE10
AE12
AE13
AE15
AE17
AE18
AE20
AF9
AF10
AF12
AF14
AF15
AF17
AF18
AF20

C104

C100

C69

DY

C487

DY

C105

TC16
ST220U6D3VDM-15GP

DY

C486

32

R65
100R2F-L1-GP-U

C500

1D5V_VCCA_S0

R58
100R2F-L1-GP-U

H_VID[6..0]

VCC_CORE

C106

C491

C80

VSS_SENSE 32

Layout Note:
Provide a test point (with
no stub) to connect a
differential probe
between VCCSENSE and
VSSSENSE at the location
where the two 54.9ohm
resistors terminate the
55 ohm transmission line.

VCCSENSE and VSSSENSE lines


should be of equal length.

C490

1D5V_S0

C501
SC10U6D3V5MX-3GP

VCC_SENSE 32

Layout Note:

C55

1
2
HCB1608KF121T30-GP

L21

layout note: "1D5V_VCCA_S0"


as short as possible

R94 2 0R0402-PAD
1
2
R81
0R0402-PAD

1D05V_S0

DY

C91

VCC_CORE

C54

VCC_CORE

1
2
1

1
2
1
2

1
2
1
2

1
2

U35C 3 OF 4

VCC_CORE

1
2

VCC_CORE

1
2

C97
1
2

1
2
1
2

1
2
1
2

C81
1

C77

1D05V_S0

2
1
2
1
2

1
2

2
1
2

SCD1U10V2KX-4GP
SCD01U16V2KX-3GP

1
2

SC22U6D3V5MX-L2GP
C84

1
2

SC22U6D3V5MX-L2GP
C82

1
2

SC22U6D3V5MX-L2GP
C102

1
2

SCD1U10V2KX-4GP
SC22U6D3V5MX-L2GP
C67

1
2

SCD1U10V2KX-4GP
SC22U6D3V5MX-L2GP
C78

1
2

SCD1U10V2KX-4GP
SC22U6D3V5MX-L2GP
C99

1
2

SCD1U10V2KX-4GP
SC22U6D3V5MX-L2GP
C94
SC4D7U6D3V3KX-GP

SC4D7U6D3V3KX-GP

SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

SC22U6D3V5MX-L2GP

SC22U6D3V5MX-L2GP

SCD1U10V2KX-4GP

Document Number
Date: Friday, March 14, 2008

Size

Title

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

U35D

4 OF 4
P6
P21
P24
R2
R5
R22
R25
T1
T4
T23
T26
U3
U6
U21
U24
V2
V5
V22
V25
W1
W4
W23
W26
Y3
Y6
Y21
Y24
AA2
AA5
AA8
AA11
AA14
AA16
AA19
AA22
AA25
AB1
AB4
AB8
AB11
AB13
AB16
AB19
AB23
AB26
AC3
AC6
AC8
AC11
AC14
AC16
AC19
AC21
AC24
AD2
AD5
AD8
AD11
AD13
AD16
AD19
AD22
AD25
AE1
AE4
AE8
AE11
AE14
AE16
AE19
AE23
AE26
A2
AF6
AF8
AF11
AF13
AF16
AF19
AF21
A25
AF25

Sheet

D45/D46

CPU (2 of 2)

TP87

TP79
TP33

TP77

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

PD

Wistron Corporation

BGA479-SKT6-GPU3

A4
A8
A11
A14
A16
A19
A23
AF2
B6
B8
B11
B13
B16
B19
B21
B24
C5
C8
C11
C14
C16
C19
C2
C22
C25
D1
D4
D8
D11
D13
D16
D19
D23
D26
E3
E6
E8
E11
E14
E16
E19
E21
E24
F5
F8
F11
F13
F16
F19
F2
F22
F25
G4
G1
G23
G26
H3
H6
H21
H24
J2
J5
J22
J25
K1
K4
K23
K26
L3
L6
L21
L24
M2
M5
M22
M25
N1
N4
N23
N26
P3

H_SWING

2 H_RCOMP
24D9R2F-L-GP

R442
2KR2F-3-GP

DY

C524

H_AVREF

H_D#[63..0]

R445
1KR2F-3-GP

1D05V_S0

R437
100R2F-L1-GP-U

R438
221R2F-2-GP

1D05V_S0

Place them near to the chip ( < 0.5")

1
R138

H_RCOMP routing Trace width and


Spacing use 10 / 20 mil

H_SWING Resistors and


Capacitors close MCH
500 mil ( MAX )

H_SWING routing Trace width and


Spacing use 10 / 20 mil

C519
SCD1U10V2KX-4GP

SCD1U16V2ZY-2GP

4
4

H_D#[63..0]

PD

1 R444
2
0R0402-PAD

H_CPURST#
H_CPUSLP#

H_DVREF

H_SWING
H_RCOMP

H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63

A11
B11

C12
E11

C5
E3

F2
G8
F8
E6
G2
H6
H2
F6
D4
H3
M9
M11
J1
J2
N12
J6
P2
L2
R2
N9
L6
M5
J3
N2
R1
N5
N6
P13
N8
L7
N10
M3
Y3
AD14
Y6
Y10
Y12
Y14
Y7
W2
AA8
Y9
AA13
AA9
AA11
AD11
AD10
AD13
AE12
AE9
AA2
AD8
AA3
AD3
AD7
AE14
AF3
AC1
AE3
AC3
AE11
AE8
AG2
AD6

71.CNTIG.00U

CANTIGA-GM-GP-U-NF

H_AVREF
H_DVREF

H_CPURST#
H_CPUSLP#

H_SWING
H_RCOMP

H_D#_0
H_D#_1
H_D#_2
H_D#_3
H_D#_4
H_D#_5
H_D#_6
H_D#_7
H_D#_8
H_D#_9
H_D#_10
H_D#_11
H_D#_12
H_D#_13
H_D#_14
H_D#_15
H_D#_16
H_D#_17
H_D#_18
H_D#_19
H_D#_20
H_D#_21
H_D#_22
H_D#_23
H_D#_24
H_D#_25
H_D#_26
H_D#_27
H_D#_28
H_D#_29
H_D#_30
H_D#_31
H_D#_32
H_D#_33
H_D#_34
H_D#_35
H_D#_36
H_D#_37
H_D#_38
H_D#_39
H_D#_40
H_D#_41
H_D#_42
H_D#_43
H_D#_44
H_D#_45
H_D#_46
H_D#_47
H_D#_48
H_D#_49
H_D#_50
H_D#_51
H_D#_52
H_D#_53
H_D#_54
H_D#_55
H_D#_56
H_D#_57
H_D#_58
H_D#_59
H_D#_60
H_D#_61
H_D#_62
H_D#_63

U43A

HOST

H_DINV#0
H_DINV#1
H_DINV#2
H_DINV#3
H_DSTBN#0
H_DSTBN#1
H_DSTBN#2
H_DSTBN#3
H_DSTBP#0
H_DSTBP#1
H_DSTBP#2
H_DSTBP#3
H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4
H_RS#0
H_RS#1
H_RS#2

L10
M7
AA5
AE6
L9
M8
AA6
AE5
B15
K13
F13
B13
B14
B6
F12
C8

H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_A#32
H_A#33
H_A#34
H_A#35

J8
L3
Y13
Y1

H12
B16
G17
A9
F11
G12
E9
B10
AH7
AH6
J11
F9
H9
E12
H11
C9

A14
C15
F16
H13
C18
M16
J13
P16
R16
N17
M13
E17
P17
F17
G20
B19
J16
E20
H16
J20
L17
A17
B17
L16
C21
J17
H20
B18
K17
B20
F21
K21
L20

H_DSTBP#[3..0]

H_DSTBN#[3..0]

H_DINV#[3..0]

H_ADS#
4
H_ADSTB#0 4
H_ADSTB#1 4
H_BNR#
4
H_BPRI# 4
H_BREQ#0 4
H_DEFER# 4
H_DBSY# 4
CLK_MCH_BCLK 3
CLK_MCH_BCLK# 3
H_DPWR# 4
H_DRDY# 4
H_HIT#
4
H_HITM# 4
H_LOCK# 4
H_TRDY# 4

H_A#[35..3]

Sheet

D45/D46

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PD

Wistron Corporation

Cantiga (1 of 6)
Document Number

Date: Friday, March 14, 2008

Size

Title

H_RS#[2..0]

H_DSTBP#[3..0]

H_DSTBN#[3..0]

H_REQ#[4..0]

D46 SB use 71.CNTIG.G0U

H_DINV#[3..0]

H_A#[35..3]

D45 SB use 71.CNTIG.H0U

H_RS#_0
H_RS#_1
H_RS#_2

H_REQ#_0
H_REQ#_1
H_REQ#_2
H_REQ#_3
H_REQ#_4

H_DSTBP#_0
H_DSTBP#_1
H_DSTBP#_2
H_DSTBP#_3

H_DSTBN#_0
H_DSTBN#_1
H_DSTBN#_2
H_DSTBN#_3

H_DINV#_0
H_DINV#_1
H_DINV#_2
H_DINV#_3

H_ADS#
H_ADSTB#_0
H_ADSTB#_1
H_BNR#
H_BPRI#
H_BREQ#
H_DEFER#
H_DBSY#
HPLL_CLK
HPLL_CLK#
H_DPWR#
H_DRDY#
H_HIT#
H_HITM#
H_LOCK#
H_TRDY#

H_A#_3
H_A#_4
H_A#_5
H_A#_6
H_A#_7
H_A#_8
H_A#_9
H_A#_10
H_A#_11
H_A#_12
H_A#_13
H_A#_14
H_A#_15
H_A#_16
H_A#_17
H_A#_18
H_A#_19
H_A#_20
H_A#_21
H_A#_22
H_A#_23
H_A#_24
H_A#_25
H_A#_26
H_A#_27
H_A#_28
H_A#_29
H_A#_30
H_A#_31
H_A#_32
H_A#_33
H_A#_34
H_A#_35

1 OF 10

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

R155 1

R185 1

R168 1

R167 1

R178 1

R166 1

R173 1

R158 1

R159 1

R160 1

R157 1

R169 1

R180 1

R179 1

CLK_MCH_OE#

3D3V_S0

UMA

2 2K21R2F-GP CFG17

2 2K21R2F-GP CFG16

2 2K21R2F-GP CFG15

2 2K21R2F-GP CFG14

2 2K21R2F-GP CFG13

2 2K21R2F-GP CFG12

2 2K21R2F-GP CFG11

2 2K21R2F-GP CFG10

2 2K21R2F-GP CFG9

2 2K21R2F-GP CFG8

2 2K21R2F-GP CFG7

2 2K21R2F-GP CFG6

2 2K21R2F-GP CFG5

2 2K21R2F-GP CFG4

2 2K21R2F-GP CFG3

2 4K02R2F-GP CFG20

2 4K02R2F-GP CFG19

1 LCTLA_CLK
2 LCTLB_DATA

SRN10KJ-5-GP

RN16

SRN10KJ-5-GP

Cantiga

2 2K21R2F-GP CFG18

PM_EXTTS#0
PM_EXTTS#1

DY

R156 1

1
2

DY

R177 1

RN18

DY

R183 1

R215
10KR2J-3-GP

4
3

3D3V_S0

4
3

3D3V_S0

DY

R196 1

3D3V_S0

PWROK

PLT_RST1#

4,16 PM_THRMTRIP-A#
17,32 PM_DPRSLPVR

17,25,26,27,28

17,20

17,32 VGATE_PWRGD

17
PM_SYNC#
4,16,32 H_DPRSTP#

M_RCOMPN

M_RCOMPP

R450
80D6R2F-L-GP

Cantiga

R452
80D6R2F-L-GP

1D8V_S3

CPU_SEL0
CPU_SEL1
CPU_SEL2
CFG3
CFG4
CFG5
CFG6
CFG7
CFG8
CFG9
CFG10
CFG11
CFG12
CFG13
CFG14
CFG15
CFG16
CFG17
CFG18
CFG19
CFG20

ME_JTAG_TCK
ME_JTAG_TDI
ME_JTAG_TDO
ME_JTAG_TMS

1
R164

DY C166

2
0R0402-PAD

SC100P50V2JN-3GP

H_DPRSTP#_MCH
2
0R0402-PADPM_EXTTS#0
PM_EXTTS#1
PWROK_GD
2
DY 1
R234 0R2J-2-GP
RSTIN#
NB_THERMTRIP#
1
2
R232 0R0402-PAD PM_DPRSLPVR
2
1
R152 100R2J-2-GP

1
R440

3,4
3,4
3,4

TP48
TP49
TP46
TP51

NC#BG48
NC#BF48
NC#BD48
NC#BC48
NC#BH47
NC#BG47
NC#BE47
NC#BH46
NC#BF46
NC#BG45
NC#BH44
NC#BH43
NC#BH6
NC#BH5
NC#BG4
NC#BH3
NC#BF3
NC#BH2
NC#BG2
NC#BE2
NC#BG1
NC#BF1
NC#BD1
NC#BC1
NC#F1
NC#A47

PM_SYNC#
PM_DPRSTP#
PM_EXT_TS#_0
PM_EXT_TS#_1
PWROK
RSTIN#
THERMTRIP#
DPRSLPVR

CFG_0
CFG_1
CFG_2
CFG_3
CFG_4
CFG_5
CFG_6
CFG_7
CFG_8
CFG_9
CFG_10
CFG_11
CFG_12
CFG_13
CFG_14
CFG_15
CFG_16
CFG_17
CFG_18
CFG_19
CFG_20

RESERVED#BG23
RESERVED#BF23
RESERVED#BH18
RESERVED#BF18

RESERVED#AY21

RESERVED#B31
RESERVED#B2
RESERVED#M1

RESERVED#M36
RESERVED#N36
RESERVED#R33
RESERVED#T33
RESERVED#AH9
RESERVED#AH10
RESERVED#AH12
RESERVED#AH13
RESERVED#K12
RESERVED#AL34
RESERVED#AK34
RESERVED#AN35
RESERVED#AM35
RESERVED#T24

U43B

71.CNTIG.00U

CANTIGA-GM-GP-U-NF

BG48
BF48
BD48
BC48
BH47
BG47
BE47
BH46
BF46
BG45
BH44
BH43
BH6
BH5
BG4
BH3
BF3
BH2
BG2
BE2
BG1
BF1
BD1
BC1
F1
A47

R29
B7
N33
P32
AT40
AT11
T20
R32

T25
R25
P25
P20
P24
C25
N24
M24
E21
C23
C24
N21
P21
T21
R20
M20
L21
H21
P29
R28
T28

BG23
BF23
BH18
BF18

AY21

B31
B2
M1

M36
N36
R33
T33
AH9
AH10
AH12
AH13
K12
AL34
AK34
AN35
AM35
T24

2 OF 10

DREFSSCLK#
1
R235

DY

DREFSSCLK
1
R233

DY

DREFCLK#1
R227

DY

DREFCLK 1
R228

DY

M_CS0#
M_CS1#
M_CS2#
M_CS3#
M_ODT0
M_ODT1
M_ODT2
M_ODT3

BA17
AY16
AV16
AR13
BD17
AY17
BF15
AY13

DMI_RXN0
DMI_RXN1
DMI_RXN2
DMI_RXN3

AE35
AE43
AE46
AH42

GFXVR_EN

SB

HDA_BCLK
HDA_RST#
HDA_SDI
HDA_SDO
HDA_SYNC

B28
B30
B29
C29
A28

2
0R2J-2-GP

2
0R2J-2-GP

2
0R2J-2-GP

1
R447

DY

EC98

TSATN#

CLK_MCH_OE#

B12

N28
M28
G36
E36
K36
H36

AH37
AH36
AN36 CLPWROK_MCH 1
AJ35
AH34 MCH_CLVREF

C34

B33
B32
G33
F33
E33

DMI_RXP0
DMI_RXP1
DMI_RXP2
DMI_RXP3

DMI_TXP0
DMI_TXP1
DMI_TXP2
DMI_TXP3

AE40
AE38
AE48
AH40

AD35
AE44
AF46
AH43

DMI_TXN0
DMI_TXN1
DMI_TXN2
DMI_TXN3

AE41
AE37
AE47
AH39

F43
E43

17
17
17
17

GFX_VID0
GFX_VID1
GFX_VID2
GFX_VID3
GFX_VID4

17
17
17
17

1D8V_S3

DY

36

PD

GFXVR_EN

TP56
TP62
TP108
TP132
TP135

2
56R2J-4-GP

15

H47
14 GMCH_TXAOUT0E46
14 GMCH_TXAOUT1G40
14 GMCH_TXAOUT2GMCH_TXAOUT3-A40

GMCH_BLUE

GMCH_RED

PD

CRT_IREF

1
R199

DIS

DIS
GMCH_VSYNC 1
R203

1
R204

DIS

R454
1KR2F-3-GP

R457
3K01R2F-3-GP

1D8V_S3

2
0R2J-2-GP

2
0R2J-2-GP

2
0R2J-2-GP

SCD01U16V2KX-3GP

C543

SCD01U16V2KX-3GP

C549

R456 1KR2F-3-GP
2
1

GMCH_HSYNC

GFXVR_EN 36

R223
499R2F-2-GP

SC2D2U6D3V3MX-1-GP

C542

SM_RCOMP_VOL

SC2D2U6D3V3MX-1-GP

C552

SM_RCOMP_VOH

CANTIGA-GM-GP-U-NF

CRT_DDC_CLK
CRT_DDC_DATA
CRT_HSYNC
CRT_TVO_IREF
CRT_VSYNC

CRT_IRTN

CRT_RED

CRT_GREEN

CRT_BLUE

TV_DCONSEL_0
TV_DCONSEL_1

TV_RTN

TVA_DAC
TVB_DAC
TVC_DAC

LVDSB_DATA_0
LVDSB_DATA_1
LVDSB_DATA_2
LVDSB_DATA_3

LVDSB_DATA#_0
LVDSB_DATA#_1
LVDSB_DATA#_2
LVDSB_DATA#_3

LVDSA_DATA_0
LVDSA_DATA_1
LVDSA_DATA_2
LVDSA_DATA_3

LVDSA_DATA#_0
LVDSA_DATA#_1
LVDSA_DATA#_2
LVDSA_DATA#_3

L_VDD_EN
LVDS_IBG
LVDS_VBG
LVDS_VREFH
LVDS_VREFL
LVDSA_CLK#
LVDSA_CLK
LVDSB_CLK#
LVDSB_CLK

L_CTRL_DATA
L_DDC_CLK
L_DDC_DATA

CRT_IREF routing Trace


width use 20 mil

FOR Cantiga:500 ohm


Teenah: 392 ohm

R230
1KR2F-3-GP

H32
J32
J29
E29
L29

L_BKLT_CTRL
L_BKLT_EN
L_CTRL_CLK

U43C

FOR Cantiga: 1.02k_1% ohm


Teenah: 1.3k ohm

UMA

CRT_IREF
2
1K02R2F-1-GP

GMCH_DDCCLK
GMCH_DDCDATA

G29

J28

G28

GMCH_RED

GMCH_GREEN

C31
E32

E28

TV_DCONSEL0
TV_DCONSEL1

H24

F25
H25
K25

GMCH_BLUE

2
0R2J-2-GP
2
0R2J-2-GP

TV_DACA
TV_DACB
TV_DACC

B42
14 GMCH_TXBOUT0+
G38
14 GMCH_TXBOUT1+
F37
14 GMCH_TXBOUT2+
GMCH_TXBOUT3+K37

A41
14 GMCH_TXBOUT0H38
14 GMCH_TXBOUT1G37
14 GMCH_TXBOUT2GMCH_TXBOUT3- J37

1
R207

TP52

TP53

1.25V_1.05V_CANTIGA

DY
R657
100KR2F-L1-GP

M33
K33
J33

LCTLB_DATA
CLK_DDC_EDID
DAT_DDC_EDID

H48
14 GMCH_TXAOUT0+
D45
14 GMCH_TXAOUT1+
F40
14 GMCH_TXAOUT2+
GMCH_TXAOUT3+B40
TP95

TP96

1
R206
1
R218

15 GMCH_VSYNC

C311

TP44
TP47

L32
G32
M32

LCTLA_CLK

LBKLT_CTRL

GMCH_LCDVDD_ON M29
14 GMCH_LCDVDD_ON
LIBG
C44
L_LVBG
TP97
B43
E37
E38
C41
14 GMCH_TXACLKC40
14 GMCH_TXACLK+
B37
14 GMCH_TXBCLKA37
14 GMCH_TXBCLK+

15 GMCH_GREEN

15

TP45
GMCH_BL_ON

14 CLK_DDC_EDID
14 DAT_DDC_EDID

28

15 GMCH_DDCCLK
15 GMCH_DDCDATA
15 GMCH_HSYNC

DY

1KR2F-3-GP

R237

DY
R659
30KR2F-GP

3D3V_S0

1D05V_S0

CLK_MCH_OE# 3
MCH_ICH_SYNC# 17

R238
1KR2F-3-GP

CL_CLK0 17
CL_DATA0 17
R229
2
PWROK
17,20
0R0402-PAD
CL_RST#0
17

DMI_RXP0
DMI_RXP1
DMI_RXP2
DMI_RXP3

DMI_RXN0 17
DMI_RXN1 17
DMI_RXN2 17
DMI_RXN3 17

DMI_TXP0 17
DMI_TXP1 17
DMI_TXP2 17
DMI_TXP3 17

DMI_TXN0
DMI_TXN1
DMI_TXN2
DMI_TXN3

GFX_VID[4..0]

DREFCLK 3
DREFCLK# 3
DREFSSCLK 3
DREFSSCLK# 3

TP50

2 499R2F-2-GP

DDR_VREF_S3

CLK_MCH_3GPLL 3
CLK_MCH_3GPLL# 3

SM_REXT
1 R446
DDR3_DRAMRST#
DREFCLK
DREFCLK#
DREFSSCLK
DREFSSCLK#

SM_RCOMP_VOH
SM_RCOMP_VOL

BF28
BH28
AV42
AR36
BF17
BC36
B38
A38
E41
F41

M_RCOMPP
M_RCOMPN

BG22
BH21

12,13
12,13
12,13
12,13

12,13
12,13
12,13
12,13

12,13
12,13
12,13
12,13

M_CKE0
M_CKE1
M_CKE2
M_CKE3

BC28
AY28
AY36
BB36

12
12
12
12

M_CLK_DDR#0 12
M_CLK_DDR#1 12
M_CLK_DDR#2 12
M_CLK_DDR#3 12

M_CLK_DDR0
M_CLK_DDR1
M_CLK_DDR2
M_CLK_DDR3

AR24
AR21
AU24
AV20

AP24
AT21
AV24
AU20

2
0R2J-2-GP

HDA_BCLK
HDA_RST#
HDA_SDI
HDA_SDO
HDA_SYNC

TSATN#

DDPC_CTRLCLK
DDPC_CTRLDATA
SDVO_CTRLCLK
SDVO_CTRLDATA
CLKREQ#
ICH_SYNC#

CL_CLK
CL_DATA
CL_PWROK
CL_RST#
CL_VREF

GFX_VR_EN

GFX_VID_0
GFX_VID_1
GFX_VID_2
GFX_VID_3
GFX_VID_4

DMI_TXP_0
DMI_TXP_1
DMI_TXP_2
DMI_TXP_3

DMI_TXN_0
DMI_TXN_1
DMI_TXN_2
DMI_TXN_3

DMI_RXP_0
DMI_RXP_1
DMI_RXP_2
DMI_RXP_3

DMI_RXN_0
DMI_RXN_1
DMI_RXN_2
DMI_RXN_3

PEG_CLK
PEG_CLK#

DPLL_REF_CLK
DPLL_REF_CLK#
DPLL_REF_SSCLK
DPLL_REF_SSCLK#

SM_VREF
SM_PWROK
SM_REXT
SM_DRAMRST#

SM_RCOMP_VOH
SM_RCOMP_VOL

SM_RCOMP
SM_RCOMP#

SA_ODT_0
SA_ODT_1
SB_ODT_0
SB_ODT_1

SA_CS#_0
SA_CS#_1
SB_CS#_0
SB_CS#_1

SA_CKE_0
SA_CKE_1
SB_CKE_0
SB_CKE_1

SA_CK#_0
SA_CK#_1
SB_CK#_0
SB_CK#_1

SA_CK_0
SA_CK_1
SB_CK_0
SB_CK_1

1
2
1
2

DDR CLK/ CONTROL/COMPENSATION


CLK
DMI
GRAPHICS VID
ME
MISC
HDA

2
1
1
2

SCD1U10V2KX-4GP
2
1

1
2

GRAPHICS

3 OF 10

1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA

J42 GTXP0
L46 GTXP1
M48 GTXP2
M39 GTXP3
M43 GTXP4
R47 GTXP5
N37 GTXP6
T39 GTXP7
U36 GTXP8
U39 GTXP9
Y39 GTXP10
Y46 GTXP11
AA36 GTXP12
AA39 GTXP13
AD42 GTXP14
AD46 GTXP15

2
150R2F-1-GP

2
150R2F-1-GP

1
R202

2
150R2F-1-GP

UMA-VGA

1
R201

UMA-VGA

1
R198

UMA-VGA

1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA
1
VGA

J41 GTXN0
M46 GTXN1
M47 GTXN2
M40 GTXN3
M42 GTXN4
R48 GTXN5
N38 GTXN6
T40 GTXN7
U37 GTXN8
U40 GTXN9
Y40 GTXN10
AA46 GTXN11
AA37 GTXN12
AA40 GTXN13
AD43 GTXN14
AC46 GTXN15

PEG_RXP0
PEG_RXP1
PEG_RXP2
PEG_RXP3
PEG_RXP4
PEG_RXP5
PEG_RXP6
PEG_RXP7
PEG_RXP8
PEG_RXP9
PEG_RXP10
PEG_RXP11
PEG_RXP12
PEG_RXP13
PEG_RXP14
PEG_RXP15

H43
J44
L43
L41
N40
P47
N43
T42
U42
Y42
W47
Y37
AA42
AD36
AC48
AD40

R186

TV_DACC

TV_DACB

TV_DACA

C326
C599
C597
C328
C336
C603
C337
C322
C339
C323
C342
C595
C319
C343
C330
C601

41

2K37R2F-GP

100KR2J-1-GP

100KR2J-1-GP

Document Number
Sheet

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

D45/D46
1

PEG_TXP[15..0] 41

PEG_TXN[15..0] 41

PD

Wistron Corporation

Cantiga (2 of 6)

1
R479

UMA

1
R214
1 UMA
R197

UMA

PEG_TXP0
PEG_TXP1
PEG_TXP2
PEG_TXP3
PEG_TXP4
PEG_TXP5
PEG_TXP6
PEG_TXP7
PEG_TXP8
PEG_TXP9
PEG_TXP10
PEG_TXP11
PEG_TXP12
PEG_TXP13
PEG_TXP14
PEG_TXP15

UMA
GMCH_LCDVDD_ON

GMCH_BL_ON

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

PEG_TXN0
PEG_TXN1
PEG_TXN2
PEG_TXN3
PEG_TXN4
PEG_TXN5
PEG_TXN6
PEG_TXN7
PEG_TXN8
PEG_TXN9
PEG_TXN10
PEG_TXN11
PEG_TXN12
PEG_TXN13
PEG_TXN14
PEG_TXN15

PEG_RXP[15..0] 41

PEG_RXN[15..0]

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

LIBG

FOR Cantiga:49.9 ohm


Teenah: 24.9 ohm

Date: Tuesday, March 25, 2008

Size

1D05V_S0

1
49D9R2F-GP

C325
C598
C596
C327
C335
C604
C338
C321
C340
C324
C341
C594
C320
C344
C329
C602

Title

FOR Discrete change R113,


R115& R116 to 0 ohm

75R2J-1-GP

UMA_DIS

UMA_DIS R188
75R2J-1-GP

2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2

2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2

2
R225

PEG_RXN0
PEG_RXN1
PEG_RXN2
PEG_RXN3
PEG_RXN4
PEG_RXN5
PEG_RXN6
PEG_RXN7
PEG_RXN8
PEG_RXN9
PEG_RXN10
PEG_RXN11
PEG_RXN12
PEG_RXN13
PEG_RXN14
PEG_RXN15

PEG_CMP

H44
J46
L44
L40
N41
P48
N44
T43
U43
Y43
Y48
Y36
AA43
AD37
AC47
AD39

T37
T36

FOR Discrete change R97,


R101& R104 to 0 ohm

GMCH_RED

GMCH_GREEN

GMCH_BLUE

UMA

PEG_TX_0
PEG_TX_1
PEG_TX_2
PEG_TX_3
PEG_TX_4
PEG_TX_5
PEG_TX_6
PEG_TX_7
PEG_TX_8
PEG_TX_9
PEG_TX_10
PEG_TX_11
PEG_TX_12
PEG_TX_13
PEG_TX_14
PEG_TX_15

PEG_TX#_0
PEG_TX#_1
PEG_TX#_2
PEG_TX#_3
PEG_TX#_4
PEG_TX#_5
PEG_TX#_6
PEG_TX#_7
PEG_TX#_8
PEG_TX#_9
PEG_TX#_10
PEG_TX#_11
PEG_TX#_12
PEG_TX#_13
PEG_TX#_14
PEG_TX#_15

PEG_RX_0
PEG_RX_1
PEG_RX_2
PEG_RX_3
PEG_RX_4
PEG_RX_5
PEG_RX_6
PEG_RX_7
PEG_RX_8
PEG_RX_9
PEG_RX_10
PEG_RX_11
PEG_RX_12
PEG_RX_13
PEG_RX_14
PEG_RX_15

PEG_RX#_0
PEG_RX#_1
PEG_RX#_2
PEG_RX#_3
PEG_RX#_4
PEG_RX#_5
PEG_RX#_6
PEG_RX#_7
PEG_RX#_8
PEG_RX#_9
PEG_RX#_10
PEG_RX#_11
PEG_RX#_12
PEG_RX#_13
PEG_RX#_14
PEG_RX#_15

PEG_COMPI
PEG_COMPO

UMA_DIS R187
75R2J-1-GP

PCI-EXPRESS

1
2
2
1

1
2
2
1

1
2

PM

CFG
2

RSVD
2

VGA

TV

LVDS

SC22P50V2JN-4GP

NC

12 M_A_DQ[63..0]

M_A_DQ[63..0]
M_A_DQ0
M_A_DQ1
M_A_DQ2
M_A_DQ3
M_A_DQ4
M_A_DQ5
M_A_DQ6
M_A_DQ7
M_A_DQ8
M_A_DQ9
M_A_DQ10
M_A_DQ11
M_A_DQ12
M_A_DQ13
M_A_DQ14
M_A_DQ15
M_A_DQ16
M_A_DQ17
M_A_DQ18
M_A_DQ19
M_A_DQ20
M_A_DQ21
M_A_DQ22
M_A_DQ23
M_A_DQ24
M_A_DQ25
M_A_DQ26
M_A_DQ27
M_A_DQ28
M_A_DQ29
M_A_DQ30
M_A_DQ31
M_A_DQ32
M_A_DQ33
M_A_DQ34
M_A_DQ35
M_A_DQ36
M_A_DQ37
M_A_DQ38
M_A_DQ39
M_A_DQ40
M_A_DQ41
M_A_DQ42
M_A_DQ43
M_A_DQ44
M_A_DQ45
M_A_DQ46
M_A_DQ47
M_A_DQ48
M_A_DQ49
M_A_DQ50
M_A_DQ51
M_A_DQ52
M_A_DQ53
M_A_DQ54
M_A_DQ55
M_A_DQ56
M_A_DQ57
M_A_DQ58
M_A_DQ59
M_A_DQ60
M_A_DQ61
M_A_DQ62
M_A_DQ63

AJ38
AJ41
AN38
AM38
AJ36
AJ40
AM44
AM42
AN43
AN44
AU40
AT38
AN41
AN39
AU44
AU42
AV39
AY44
BA40
BD43
AV41
AY43
BB41
BC40
AY37
BD38
AV37
AT36
AY38
BB38
AV36
AW36
BD13
AU11
BC11
BA12
AU13
AV13
BD12
BC12
BB9
BA9
AU10
AV9
BA11
BD9
AY8
BA6
AV5
AV7
AT9
AN8
AU5
AU6
AT5
AN10
AM11
AM5
AJ9
AJ8
AN12
AM13
AJ11
AJ12
M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13
M_A_A14

BA21
BC24
BG24
BH24
BG25
BA24
BD24
BG27
BF25
AW24
BC21
BG26
BH26
BH17
AY25

M_A_A[14..0]

M_A_DQS#[7..0]

M_A_DQS[7..0]

12

M_A_A[14..0] 12,13

M_A_DQS#[7..0]

M_A_DQS[7..0] 12

M_A_DM[7..0] 12

M_B_DQ[63..0]
M_B_DQ0
M_B_DQ1
M_B_DQ2
M_B_DQ3
M_B_DQ4
M_B_DQ5
M_B_DQ6
M_B_DQ7
M_B_DQ8
M_B_DQ9
M_B_DQ10
M_B_DQ11
M_B_DQ12
M_B_DQ13
M_B_DQ14
M_B_DQ15
M_B_DQ16
M_B_DQ17
M_B_DQ18
M_B_DQ19
M_B_DQ20
M_B_DQ21
M_B_DQ22
M_B_DQ23
M_B_DQ24
M_B_DQ25
M_B_DQ26
M_B_DQ27
M_B_DQ28
M_B_DQ29
M_B_DQ30
M_B_DQ31
M_B_DQ32
M_B_DQ33
M_B_DQ34
M_B_DQ35
M_B_DQ36
M_B_DQ37
M_B_DQ38
M_B_DQ39
M_B_DQ40
M_B_DQ41
M_B_DQ42
M_B_DQ43
M_B_DQ44
M_B_DQ45
M_B_DQ46
M_B_DQ47
M_B_DQ48
M_B_DQ49
M_B_DQ50
M_B_DQ51
M_B_DQ52
M_B_DQ53
M_B_DQ54
M_B_DQ55
M_B_DQ56
M_B_DQ57
M_B_DQ58
M_B_DQ59
M_B_DQ60
M_B_DQ61
M_B_DQ62
M_B_DQ63
AK47
AH46
AP47
AP46
AJ46
AJ48
AM48
AP48
AU47
AU46
BA48
AY48
AT47
AR47
BA47
BC47
BC46
BC44
BG43
BF43
BE45
BC41
BF40
BF41
BG38
BF38
BH35
BG35
BH40
BG39
BG34
BH34
BH14
BG12
BH11
BG8
BH12
BF11
BF8
BG7
BC5
BC6
AY3
AY1
BF6
BF5
BA1
BD3
AV2
AU3
AR3
AN2
AY2
AV1
AP3
AR1
AL1
AL2
AJ1
AH1
AM2
AM3
AH3
AJ3
SB_DQ_0
SB_DQ_1
SB_DQ_2
SB_DQ_3
SB_DQ_4
SB_DQ_5
SB_DQ_6
SB_DQ_7
SB_DQ_8
SB_DQ_9
SB_DQ_10
SB_DQ_11
SB_DQ_12
SB_DQ_13
SB_DQ_14
SB_DQ_15
SB_DQ_16
SB_DQ_17
SB_DQ_18
SB_DQ_19
SB_DQ_20
SB_DQ_21
SB_DQ_22
SB_DQ_23
SB_DQ_24
SB_DQ_25
SB_DQ_26
SB_DQ_27
SB_DQ_28
SB_DQ_29
SB_DQ_30
SB_DQ_31
SB_DQ_32
SB_DQ_33
SB_DQ_34
SB_DQ_35
SB_DQ_36
SB_DQ_37
SB_DQ_38
SB_DQ_39
SB_DQ_40
SB_DQ_41
SB_DQ_42
SB_DQ_43
SB_DQ_44
SB_DQ_45
SB_DQ_46
SB_DQ_47
SB_DQ_48
SB_DQ_49
SB_DQ_50
SB_DQ_51
SB_DQ_52
SB_DQ_53
SB_DQ_54
SB_DQ_55
SB_DQ_56
SB_DQ_57
SB_DQ_58
SB_DQ_59
SB_DQ_60
SB_DQ_61
SB_DQ_62
SB_DQ_63

U43E

71.CNTIG.00U

M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7
M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7

AJ44
AT44
BA43
BC37
AW12
BC8
AU8
AM7
AJ43
AT43
BA44
BD37
AY12
BD8
AU9
AM8

M_A_DM[7..0]

M_A_RAS# 12,13
M_A_CAS# 12,13
M_A_WE# 12,13

12 M_B_DQ[63..0]
M_A_BS#0 12,13
M_A_BS#1 12,13
M_A_BS#2 12,13

CANTIGA-GM-GP-U-NF

M_A_DM0
M_A_DM1
M_A_DM2
M_A_DM3
M_A_DM4
M_A_DM5
M_A_DM6
M_A_DM7

AM37
AT41
AY41
AU39
BB12
AY6
AT7
AJ5

BB20
BD20
AY20

BD21
BG18
AT25

71.CNTIG.00U

SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14

SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7

SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7

SA_RAS#
SA_CAS#
SA_WE#

SA_BS_0
SA_BS_1
SA_BS_2

4 OF 10

CANTIGA-GM-GP-U-NF

SA_DQ_0
SA_DQ_1
SA_DQ_2
SA_DQ_3
SA_DQ_4
SA_DQ_5
SA_DQ_6
SA_DQ_7
SA_DQ_8
SA_DQ_9
SA_DQ_10
SA_DQ_11
SA_DQ_12
SA_DQ_13
SA_DQ_14
SA_DQ_15
SA_DQ_16
SA_DQ_17
SA_DQ_18
SA_DQ_19
SA_DQ_20
SA_DQ_21
SA_DQ_22
SA_DQ_23
SA_DQ_24
SA_DQ_25
SA_DQ_26
SA_DQ_27
SA_DQ_28
SA_DQ_29
SA_DQ_30
SA_DQ_31
SA_DQ_32
SA_DQ_33
SA_DQ_34
SA_DQ_35
SA_DQ_36
SA_DQ_37
SA_DQ_38
SA_DQ_39
SA_DQ_40
SA_DQ_41
SA_DQ_42
SA_DQ_43
SA_DQ_44
SA_DQ_45
SA_DQ_46
SA_DQ_47
SA_DQ_48
SA_DQ_49
SA_DQ_50
SA_DQ_51
SA_DQ_52
SA_DQ_53
SA_DQ_54
SA_DQ_55
SA_DQ_56
SA_DQ_57
SA_DQ_58
SA_DQ_59
SA_DQ_60
SA_DQ_61
SA_DQ_62
SA_DQ_63

U43D

A
MEMORY
SYSTEM
DDR

B
MEMORY
SYSTEM
DDR

5 OF 10

SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7

SB_RAS#
SB_CAS#
SB_WE#

SB_BS_0
SB_BS_1
SB_BS_2

SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14

SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7

M_B_DQS0
M_B_DQS1
M_B_DQS2
M_B_DQS3
M_B_DQS4
M_B_DQS5
M_B_DQS6
M_B_DQS7
M_B_DQS#0
M_B_DQS#1
M_B_DQS#2
M_B_DQS#3
M_B_DQS#4
M_B_DQS#5
M_B_DQS#6
M_B_DQS#7
M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13
M_B_A14

AL47
AV48
BG41
BG37
BH9
BB2
AU1
AN6
AL46
AV47
BH41
BH37
BG9
BC2
AT2
AN5
AV17
BA25
BC25
AU25
AW25
BB28
AU28
AW28
AT33
BD33
BB16
AW33
AY33
BH15
AU33

M_B_BS#0 12,13
M_B_BS#1 12,13
M_B_BS#2 12,13

12

12

Sheet

D45/D46
8

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PD

Wistron Corporation

M_B_A[14..0] 12,13

M_B_DQS#[7..0]

M_B_DQS[7..0]

M_B_DM[7..0] 12

Cantiga (3 of 6)
Document Number

M_B_A[14..0]

M_B_DQS#[7..0]

M_B_DQS[7..0]

M_B_DM[7..0]

M_B_RAS# 12,13
M_B_CAS# 12,13
M_B_WE# 12,13

Date: Friday, March 14, 2008

Size

Title

M_B_DM0
M_B_DM1
M_B_DM2
M_B_DM3
M_B_DM4
M_B_DM5
M_B_DM6
M_B_DM7

AM47
AY47
BD40
BF35
BG11
BA3
AP1
AK2

AU17
BG16
BF14

BC16
BB17
BB33

36 VCC_AXG_SENSE
36 VSS_AXG_SENSE

VCC_GFXCORE

AJ14
AH14

Y26
AE25
AB25
AA25
AE24
AC24
AA24
Y24
AE23
AC23
AB23
AA23
AJ21
AG21
AE21
AC21
AA21
Y21
AH20
AF20
AE20
AC20
AB20
AA20
T17
T16
AM15
AL15
AE15
AJ15
AH15
AG15
AF15
AB15
AA15
Y15
V15
U15
AN14
AM14
U14
T14

BA36
BB24
BD16
BB21
AW16
AW13
AT13

VCC GFX NCTF

U93 close to U3

71.CNTIG.00U

CANTIGA-GM-GP-U-NF

VCC_AXG_SENSE
VSS_AXG_SENSE

VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG

VCC_SM/NC
VCC_SM/NC
VCC_SM/NC
VCC_SM/NC
VCC_SM/NC
VCC_SM/NC
VCC_SM/NC

POWER

VCC SM

VCC GFX

VCC_SM_LF
VCC_SM_LF
VCC_SM_LF
VCC_SM_LF
VCC_SM_LF
VCC_SM_LF
VCC_SM_LF

AV44 SM_LF1_GMCH
BA37 SM_LF2_GMCH
AM40 SM_LF3_GMCH
AV21 SM_LF4_GMCH
AY5 SM_LF5_GMCH
AM10 SM_LF6_GMCH
BB13 SM_LF7_GMCH

C246

C197

VCC_GFXCORE

VGA

R244
1
2
0R3-0-U-GP

C191

C227

C147

C216
2

Place CAP where


LVDS and DDR2 taps

NEAR RN39

Place on the Edge

VCC_GFXCORE

C204

C312

C207

C303

C313

TC21 C254

FOR VCC SM

1
2

C189
SCD22U10V2KX-1GP

C255

Coupling CAP

C226

SC22U6D3V5MX-L2GP

SC22U6D3V5MX-L2GP

Place on the Edge

1D05V_S0

1D8V_S3

C230
SCD1U10V2KX-4GP
2
1

VCC_GFXCORE

W28
V28
W26
V26
W25
V25
W24
V24
W23
V23
AM21
AL21
AK21
W21
V21
U21
AM20
AK20
W20
U20
AM19
AL19
AK19
AJ19
AH19
AG19
AF19
AE19
AB19
AA19
Y19
W19
V19
U19
AM17
AK17
AH17
AG17
AF17
AE17
AC17
AB17
Y17
W17
V17
AM16
AL16
AK16
AJ16
AH16
AG16
AF16
AE16
AC16
AB16
AA16
Y16
W16
V16
U16
1
2

1
2

C186
SCD1U10V2KX-4GP

7 OF 10

VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
C350
SCD1U10V2KX-4GP

VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM

VCC SM LF

1
2
C170
SCD1U10V2KX-4GP
2
1

1
2

1
2

C178
SCD1U10V2KX-4GP
2
1

1
2

1
2

SCD22U10V2KX-1GP
2
1

1
2

C265

1
2

C228

C266

FOR VCC CORE

SC22U6D3V5MX-L2GP

C248
SCD1U10V2KX-4GP
2
1

C267

Coupling CAP

C281
SCD1U10V2KX-4GP

1 R220
2VCC_GMCH_35
0R0402-PAD

Coupling CAP 370 mils from the Edge

1
2

1
2

U43G

C252
SCD1U10V2KX-4GP
2
1
SCD22U10V2KX-1GP

1
2

1
2

C282
SCD1U10V2KX-4GP

1
2
1
2

SCD47U16V2ZY-GP
2
1

AP33
AN33
BH32
BG32
BF32
BD32
BC32
BB32
BA32
AY32
AW32
AV32
AU32
AT32
AR32
AP32
AN32
BH31
BG31
BF31
BG30
BH29
BG29
BF29
BD29
BC29
BB29
BA29
AY29
AW29
AV29
AU29
AT29
AR29
AP29

SC22U6D3V5MX-L2GP

C215
SCD1U10V2KX-4GP
SC1U10V2KX-1GP
2
1

C273
SCD22U10V2KX-1GP
2
1

C190
SCD47U6D3V2KX-GP
2
1

C261
SCD22U10V2KX-1GP
2
1
C253
SCD1U10V2KX-4GP

1D8V_S3

SC1U10V2KX-1GP

SC22U6D3V5MX-L2GP

SC22U6D3V5MX-L2GP

SC10U6D3V5MX-3GP

SC22U6D3V5MX-L2GP

SC22U6D3V5MX-L2GP

SC22U6D3V5MX-L2GP
SC10U6D3V5MX-3GP

SC22U6D3V5MX-L2GP

SC22U6D3V5MX-L2GP

ST330U6VDM-2-GP

T32

AE33
AC33
AA33
Y33
W33
V33
U33
AH28
AF28
AC28
AA28
AJ26
AG26
AE26
AC26
AH25
AG25
AF25
AG24
AJ23
AH23
AF23

AG34
AC34
AB34
AA34
Y34
V34
U34
AM33
AK33
AJ33
AG33
AF33

VCC CORE

71.CNTIG.00U

CANTIGA-GM-GP-U-NF

VCC

VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC

VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC

U43F

VCC NCTF

POWER

C222
SC1U10V2KX-1GP

VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF

6 OF 10

Sheet

D45/D46
1

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PD

Wistron Corporation
Cantiga (4 of 6)
Date: Monday, March 24, 2008

Size

Title
Document Number

1D05V_S0

AM32
AL32
AK32
AJ32
AH32
AG32
AE32
AC32
AA32
Y32
W32
U32
AM30
AL30
AK30
AH30
AG30
AF30
AE30
AC30
AB30
AA30
Y30
W30
V30
U30
AL29
AK29
AJ29
AH29
AG29
AE29
AC29
AA29
Y29
W29
V29
AL28
AK28
AL26
AK26
AK25
AK24
AK23

BC1

120ohm 100MHz

L23 2
FCM1608KF-1-GP

L22 2
FCM1608KF-1-GP

UMA

C600

24mA

UMA

C250

UMA

C247

L26
2
1
HCB1608K-181T20GP

R195
0R2J-2-GP

VGA

VCC_HDA

C606

C145

C194

C238

DY

VGA

1D05V_SM_CK

R453
0R2J-2-GP

50mA

C333

R224

AF1

L28

M25

A32

B24
A24

AP28
AN28
AP25
AN25
AN24
AM28
AM26
AM25
AL25
AM24
AL24
AM23
AL23

AR20
AP20
AN20
AR17
AP17
AN17
AT16
AR16
AP16

AA48

AD48

SCD1U10V2KX-4GP

UMA

UMA

71.CNTIG.00U

CANTIGA-GM-GP-U-NF

VCCD_LVDS
VCCD_LVDS

VCCD_PEG_PLL

VCCD_HPLL

VCCD_QDAC

VCCD_TVDAC

VCC_HDA

VCCA_TV_DAC
VCCA_TV_DAC

VCCA_SM_CK
VCCA_SM_CK
VCCA_SM_CK
VCCA_SM_CK
VCCA_SM_CK
VCCA_SM_CK_NCTF
VCCA_SM_CK_NCTF
VCCA_SM_CK_NCTF
VCCA_SM_CK_NCTF
VCCA_SM_CK_NCTF
VCCA_SM_CK_NCTF
VCCA_SM_CK_NCTF
VCCA_SM_CK_NCTF

VCCA_SM
VCCA_SM
VCCA_SM
VCCA_SM
VCCA_SM
VCCA_SM
VCCA_SM
VCCA_SM
VCCA_SM

VCCA_PEG_PLL

VCCA_PEG_BG

VSSA_LVDS

VCCA_LVDS

VCCA_MPLL

VCCA_HPLL

VCCA_DPLLB

VCCA_DPLLA

VCCA_DAC_BG
VSSA_DAC_BG

VCCA_CRT_DAC
VCCA_CRT_DAC

C301
SC10U6D3V5MX-3GP

M38
L37

1D05V_RUN_PEGPLLAA47

VCC_HDA

50mA

VGA

1D5VRUN_QDAC

0R2J-2-GP
1
2

VGA

50mA

VGA

1D05V_RUN_PEGPLL
1D05V_SM

2 R231
11D8V_SUS_DLVDS
0R3-0-U-GP
C304

60.3mA

AE1

M_VCCA_MPLL
1D8V_TXLVDS
J48

AD1

M_VCCA_HPLL

R638
13.2mA
0R2J-2-GP J47

L48

F47

M_VCCA_DPLLB

A25
B25

B27
A26

M_VCCA_DPLLA

C614
SCD1U10V2KX-4GP

VCCA_PEG_BG

UMA

1D5VRUN_TVDAC

UMA

R467
0R2J-2-GP

UMA

C538

3D3VTVDAC

1D8V_S3

UMA

R481
0R2J-2-GP
1

SC1KP50V2KX-1GP

1D05V_SUS_MCH_PLL2

157.2mA

UMA

UMA C561

R468 2
1
0R2J-2-GP

180ohm 100MHz

VGA

R459
0R2J-2-GP

VGA

M_VCCA_DAC_BG

R455
0R2J-2-GP

1D8V_TXLVDS_S3

R184
2
0R0603-PAD

UMA

24mA

1.25V_1.05V_CANTIGA

SC4D7U6D3V3KX-GP

C785

UMA

R128
2
0R0603-PAD
C133
C139

480mA DY

UMA

M_VCCA_DAC_BG
C545

1.25V_1.05V_CANTIGA
1

UMA

U43H

VCC_AXF
VCC_AXF
VCC_AXF

VTT
VCC_PEG
VCC_PEG
VCC_PEG
VCC_PEG
VCC_PEG

VTTLF
VTTLF
VTTLF

VCC_DMI
VCC_DMI
VCC_DMI
VCC_DMI

VCC_HV
VCC_HV
VCC_HV

VCC_TX_LVDS

VCC_SM_CK
VCC_SM_CK
VCC_SM_CK
VCC_SM_CK

POWER

VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT

8 OF 10

A8
L1
AB2

AH48
AF48
AH47
AG47

V48
U48
V47
U47
U46

C35
B35
A35

K47

BF21
BH20
BG20
BF20

B22
B21
A21

U13
T13
U12
T12
U11
T11
U10
T10
U9
T9
U8
T8
U7
T7
U6
T6
U5
T5
V3
U3
V2
U2
T2
V1
U1

322mA

1
2

1
2

1
2

C612

C623

1782mA

456mA

1
2

ZZZZ

UMA

C628

SC22U6D3V5MX-L2GP

C615

VGA

R482
0R2J-2-GP

1D8V_S3
R480
0R3-0-U-GP
UMA 1

Date: Monday, March 17, 2008

3D3V_HV_S0
R470
1
0R0402-PAD

Sheet

D45/D46
10

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation

1D05V_S0

1D8V_S3
R451
1
0R0603-PAD

Cantiga (5 of 6)
Document Number

SC10U6D3V5MX-3GP
Size
A3

Title

1D05V_S0

C593

119mA

SC22U6D3V5MX-L2GP

C618

SC10U6D3V5MX-3GP

C528
1

200mA
2

3D3V_S0
10R2J-2-GP
1D05V_HV_S0 2
1
2
R471

1.25V_1.05V_CANTIGA
R448
1
0R0603-PAD

C624

852mA

1D05V_S0

TC17
ST220U6D3VDM-15GP

BAT54-7-F-GP

D21

1 R449
1R2F-GP

UMA

C607
SC1KP50V2KX-1GP

3D3V_HV_S0

1
2

C534
SC10U6D3V5MX-3GP

1D05V_S0

1D8V_SUS_SM_CK

1D8V_TXLVDS_S3

106mA

VTTLF1
VTTLF2
VTTLF3

C175
SCD1U10V2KX-4GP

SC10U6D3V5MX-3GP

UMA

C249

1D5VRUN_QDAC

SCD1U10V2KX-4GP

C237

58.7mA

C334
SCD1U10V2KX-4GP

1D05V_RUN_PEGPLL

UMA

1 R488
2
0R2J-2-GP

3D3V_S0_DAC

1D5V_S0

C516
C513
SCD1U10V2KX-4GP
SC10U6D3V5MX-3GP

UMA
SCD01U16V2KX-3GP

180ohm 100MHz

VGA

R484
0R2J-2-GP

VGA

1D5V_S0
R236
0R2J-2-GP

139.2mA

C517
SCD1U10V2KX-4GP

M_VCCA_MPLL

SCD01U16V2KX-3GP

L5
UMA
1
2
HCB1608K-181T20GP

65mA

M_VCCA_DPLLB

C317

1D5VRUN_TVDAC
R189
1
0R0603-PAD
C235

L8
1
2
BLM18BB221SN1D-GP

65mA

L27
1

2.68mA

UMA

C546
HCB1608K-181T20GP

3D3V_S0_DAC

1.25V_1.05V_CANTIGA

M_VCCA_HPLL

C515

BC2

C784

SC4D7U6D3V3KX-GP

UMA
M_VCCA_DPLLA

220ohm 100MHz

1.25V_1.05V_CANTIGA

120ohm 100MHz

1D5V_S0

UMA

C610

R429
0R0603-PAD1D05V_SUS_MCH_PLL2

1.25V_1.05V_CANTIGA

PD

C316

R126
2
0R0603-PAD

UMA UMA

UMA

C609

2 R486
1
0R3-0-U-GP

UMA

NC#4

73mA

UMA L28
2
1 3D3V_CRTDAC_S0
HCB1608K-181T20GP C550
C551

3D3V_S0_DAC

3D3V_S0_DAC
1

VOUT

RT9198-33PBR-GP
74.09198.G7F

2 R240
1
0R3-0-U-GP
C331

UMA

1.25V_1.05V_CANTIGA

1D05V_S0

VIN
GND
EN/EN#

SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

1
2
3

SCD1U10V2KX-4GP

Imax = 300 mA

2
SCD1U10V2KX-4GP

1
2

U39

SCD01U16V2KX-3GP

1
2

1
2

2
1
2

1
2

5V_S0

SC1U10V3KX-3GP

1
2

1
2
1
C199
2

2
1
2
2
1

SC1U10V3KX-3GP

CRT
PLL
A LVDS

SCD1U10V2KX-4GP
1
2

2
1
2
1
2

1
C214
2
2
1
1

1
2

1
C532
2

SCD01U16V2KX-3GP

SCD1U10V2KX-4GP
2

SCD1U10V2KX-4GP

C251
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
2

1
2

A PEG
A SM
TV
HDA
LVDS

A CK
D TV/CRT

AXF

1
2

DMI

SC1U10V3KX-3GP
1
2

SM CK
HV
PEG
VTTLF

C514
SC4D7U6D3V3KX-GP
2
1
C144
SCD47U6D3V2KX-GP

1
2

C512
SC4D7U6D3V3KX-GP
1
2
SCD1U10V2KX-4GP

C149
SC4D7U6D3V3KX-GP
2
1
C141
SCD47U6D3V2KX-GP

C518
SC2D2U6D3V3MX-1-GP
2
1
1
2

1
2
1
2

C531
SCD1U10V2KX-4GP
C621
SC4D7U6D3V3KX-GP

C522
SCD47U6D3V2KX-GP

C163
SCD47U6D3V2KX-GP
1
2

1
2
1

SCD1U10V2KX-4GP

SC22U6D3V5MX-L2GP
SC22U6D3V5MX-L2GP

SC4D7U6D3V3KX-GP

SC22U6D3V5MX-L2GP
SC22U6D3V5MX-L2GP
SC22U6D3V5MX-L2GP

SC22U6D3V5MX-L2GP

SC22U6D3V5MX-L2GP
SC2D2U6D3V3MX-1-GP

SC1U16V3ZY-GP

C565
SCD1U10V2KX-4GP

SC1U16V3ZY-GP
SC4D7U6D3V3KX-GP

SC22U6D3V5MX-L2GP

SC22U6D3V5MX-L2GP

AU48
AR48
AL48
BB47
AW47
AN47
AJ47
AF47
AD47
AB47
Y47
T47
N47
L47
G47
BD46
BA46
AY46
AV46
AR46
AM46
V46
R46
P46
H46
F46
BF44
AH44
AD44
AA44
Y44
U44
T44
M44
F44
BC43
AV43
AU43
AM43
J43
C43
BG42
AY42
AT42
AN42
AJ42
AE42
N42
L42
BD41
AU41
AM41
AH41
AD41
AA41
Y41
U41
T41
M41
G41
B41
BG40
BB40
AV40
AN40
H40
E40
AT39
AM39
AJ39
AE39
N39
L39
B39
BH38
BC38
BA38
AU38
AH38
AD38
AA38
Y38
U38
T38
J38
F38
C38
BF37
BB37
AW37
AT37
AN37
AJ37
H37
C37
BG36
BD36
AK15
AU36

VSS

71.CNTIG.00U

CANTIGA-GM-GP-U-NF

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

U43I

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

9 OF 10

AM36
AE36
P36
L36
J36
F36
B36
AH35
AA35
Y35
U35
T35
BF34
AM34
AJ34
AF34
AE34
W34
B34
A34
BG33
BC33
BA33
AV33
AR33
AL33
AH33
AB33
P33
L33
H33
N32
K32
F32
C32
A31
AN29
T29
N29
K29
H29
F29
A29
BG28
BD28
BA28
AV28
AT28
AR28
AJ28
AG28
AE28
AB28
Y28
P28
K28
H28
F28
C28
BF26
AH26
AF26
AB26
AA26
C26
B26
BH25
BD25
BB25
AV25
AR25
AJ25
AC25
Y25
N25
L25
J25
G25
E25
BF24
AD12
AY24
AT24
AJ24
AH24
AF24
AB24
R24
L24
K24
J24
G24
F24
E24
BH23
AG23
Y23
B23
A23
AJ6

Y11
N11
G11
C11
BG10
AV10
AT10
AJ10
AE10
AA10
M10
BF9
BC9
AN9
AM9
AD9
G9
B9
BH8
BB8
AV8
AT8

AN13
AJ13
AE13
N13
L13
G13
E13
BF12
AV12
AT12
AM12
AA12
J12
A12
BD11
BB11
AY11
AN11
AH11

AU16
AN16
N16
K16
G16
E16
BG15
AC15
W15
A15
BG14
AA14
C14
BG13
BC13
BA13

BA16

BG21
L12
AW21
AU21
AP21
AN21
AH21
AF21
AB21
R21
M21
J21
G21
BC20
BA20
AW20
AT20
AJ20
AG20
Y20
N20
K20
F20
C20
A20
BG19
A18
BG17
BC17
AW17
AT17
R17
M17
H17
C17

VSS SCB

VSS

71.CNTIG.00U

VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF

VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

10 OF 10

NC#E1
NC#D2
NC#C3
NC#B4
NC#A5
NC#A6
NC#A43
NC#A44
NC#B45
NC#C46
NC#D47
NC#B47
NC#A46
NC#F48
NC#E48
NC#C48
NC#B48

NCTF_VSS_SCB#BH48
NCTF_VSS_SCB#BH1
NCTF_VSS_SCB#A48
NCTF_VSS_SCB#C1
NCTF_VSS_SCB#A3

CANTIGA-GM-GP-U-NF

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

U43J

NCTF TEST PIN:


A3,C1,A48,BH1,BH48

VSS NCTF
NC

E1
D2
C3
B4
A5
A6
A43
A44
B45
C46
D47
B47
A46
F48
E48
C48
B48

BH48
BH1
A48
C1
A3

AF32
AB32
V32
AJ30
AM29
AF29
AB29
U26
U23
AL20
V20
AC19
AL17
AJ17
AA17
U17

U24
U28
U25
U29

BC3
AV3
AL3
R3
P3
F3
BA2
AW2
AU2
AR2
AP2
AJ2
AH2
AF2
AE2
AD2
AC2
Y2
M2
K2
AM1
AA1
P1
H1

AH8
Y8
L8
E8
B8
AY7
AU7
AN7
AJ7
AE7
AA7
N7
J7
BG6
BD6
AV6
AT6
AM6
M6
C6
BA5
AH5
AD5
Y5
L5
J5
H5
F5
BE4

TP99
TP91
TP98
TP89
TP90

Sheet

D45/D46
11

Cantiga (6 of 6)
Document Number

Date: Friday, March 14, 2008

Size

Title

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PD

Wistron Corporation

D
R245
0R3-0-U-GP

1
2
C355 SC2D2U6D3V3MX-1-GP

7,13
7,13

DM1

202

196
193
190
187
184
183
178
177
172
171
168
165
162
161
156
155
150
149
145
144
139
138
133
132
128
127
122
121
78
77
72
71
66
65
60
59
54
53
48
47
42
41
40
39
34
33
28
27
24
21
18
15
12
9
8
3

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VREF

118
117
112
111
104
103
96
95
88
87
82
81

VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD

163
120
83
69
50

NC#163/TEST
NC#120
NC#83
NC#69
NC#50

200
198

SA1
SA0

199

VDDSPD

197
195

SCL
SDA

185
170
147
130
67
52
26
10

DM7
DM6
DM5
DM4
DM3
DM2
DM1
DM0

166
164

CK1#
CK1

32
30

CK0#
CK0

80
79

CKE1
CKE0

115
110

CS1#
CS0#

113
109
108

CAS#
WE#
RAS#

M_ODT2
M_ODT3

MH1

GND

2
1

DIM_SA1

194
192
182
180
191
189
181
179
176
174
160
158
175
173
159
157
154
152
142
140
153
151
143
141
136
134
126
124
137
135
125
123
76
74
64
62
75
73
63
61
58
56
46
44
57
55
45
43
38
36
22
20
37
35
25
23
16
14
6
4
19
17
7
5

BA1
BA0

106
107

A16/BA2
A15
A14
A13
A12
A11
A10/AP
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0

85
84
86
116
89
90
105
91
93
92
94
97
98
99
100
101
102

DQ63
DQ62
DQ61
DQ60
DQ59
DQ58
DQ57
DQ56
DQ55
DQ54
DQ53
DQ52
DQ51
DQ50
DQ49
DQ48
DQ47
DQ46
DQ45
DQ44
DQ43
DQ42
DQ41
DQ40
DQ39
DQ38
DQ37
DQ36
DQ35
DQ34
DQ33
DQ32
DQ31
DQ30
DQ29
DQ28
DQ27
DQ26
DQ25
DQ24
DQ23
DQ22
DQ21
DQ20
DQ19
DQ18
DQ17
DQ16
DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0

M_B_BS#2
M_B_BS#0
M_B_BS#1

186
167
146
129
68
49
29
11

8,13
8,13
8,13

DQS7#
DQS6#
DQS5#
DQS4#
DQS3#
DQS2#
DQS1#
DQS0#

M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13
M_B_A14

188
169
148
131
70
51
31
13

M_B_DQ0
M_B_DQ1
M_B_DQ2
M_B_DQ3
M_B_DQ4
M_B_DQ5
M_B_DQ6
M_B_DQ7
M_B_DQ8
M_B_DQ9
M_B_DQ10
M_B_DQ11
M_B_DQ12
M_B_DQ13
M_B_DQ14
M_B_DQ15
M_B_DQ16
M_B_DQ17
M_B_DQ18
M_B_DQ19
M_B_DQ20
M_B_DQ21
M_B_DQ22
M_B_DQ23
M_B_DQ24
M_B_DQ25
M_B_DQ26
M_B_DQ27
M_B_DQ28
M_B_DQ29
M_B_DQ30
M_B_DQ31
M_B_DQ32
M_B_DQ33
M_B_DQ34
M_B_DQ35
M_B_DQ36
M_B_DQ37
M_B_DQ38
M_B_DQ39
M_B_DQ40
M_B_DQ41
M_B_DQ42
M_B_DQ43
M_B_DQ44
M_B_DQ45
M_B_DQ46
M_B_DQ47
M_B_DQ48
M_B_DQ49
M_B_DQ50
M_B_DQ51
M_B_DQ52
M_B_DQ53
M_B_DQ54
M_B_DQ55
M_B_DQ56
M_B_DQ57
M_B_DQ58
M_B_DQ59
M_B_DQ60
M_B_DQ61
M_B_DQ62
M_B_DQ63

R116
M_B_DM0
M_B_DM1
M_B_DM2
M_B_DM3
M_B_DM4
M_B_DM5
M_B_DM6
M_B_DM7

M_CLK_DDR#3
M_CLK_DDR3

119
114

DQS7
DQS6
DQS5
DQS4
DQS3
DQS2
DQS1
DQS0

M_B_DQS#0
M_B_DQS#1
M_B_DQS#2
M_B_DQS#3
M_B_DQS#4
M_B_DQS#5
M_B_DQS#6
M_B_DQS#7

7
7

OTD1
OTD0

4
DDR
SOCKET

1D8V_S3

3D3V_S0
10KR2J-3-GP

MH1

GND

M_B_DQS0
M_B_DQS1
M_B_DQS2
M_B_DQS3
M_B_DQS4
M_B_DQS5
M_B_DQS6
M_B_DQS7

DDR2-200P-22-GP-U2
62.10017.A61

1
2
C353 SCD1U16V2ZY-2GP

R610
0R2J-2-GP

M_CLK_DDR3

SCD1U16V2ZY-2GP

MH2

201

M_A_DQ0
M_A_DQ1
M_A_DQ2
M_A_DQ3
M_A_DQ4
M_A_DQ5
M_A_DQ6
M_A_DQ7
M_A_DQ8
M_A_DQ9
M_A_DQ10
M_A_DQ11
M_A_DQ12
M_A_DQ13
M_A_DQ14
M_A_DQ15
M_A_DQ16
M_A_DQ17
M_A_DQ18
M_A_DQ19
M_A_DQ20
M_A_DQ21
M_A_DQ22
M_A_DQ23
M_A_DQ24
M_A_DQ25
M_A_DQ26
M_A_DQ27
M_A_DQ28
M_A_DQ29
M_A_DQ30
M_A_DQ31
M_A_DQ32
M_A_DQ33
M_A_DQ34
M_A_DQ35
M_A_DQ36
M_A_DQ37
M_A_DQ38
M_A_DQ39
M_A_DQ40
M_A_DQ41
M_A_DQ42
M_A_DQ43
M_A_DQ44
M_A_DQ45
M_A_DQ46
M_A_DQ47
M_A_DQ48
M_A_DQ49
M_A_DQ50
M_A_DQ51
M_A_DQ52
M_A_DQ53
M_A_DQ54
M_A_DQ55
M_A_DQ56
M_A_DQ57
M_A_DQ58
M_A_DQ59
M_A_DQ60
M_A_DQ61
M_A_DQ62
M_A_DQ63
M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13
M_A_A14

MH1

DDR_VREF_S3_1

DDR_VREF_S3_TP

1D8V_S3

MH2

Place near DM1

C124

DDR_VREF_S3_TP

R614
0R2J-2-GP

3D3V_S0

C123
SC2D2U6D3V3MX-1-GP

SB

SB
DY

DY

M_CLK_DDR#3

M_CLK_DDR2

C138
SC10P50V2JN-4GP

MH1

85
84
86
116
89
90
105
91
93
92
94
97
98
99
100
101
102

DY

MH2

A16_BA2
A15
A14
A13
A12
A11
A10/AP
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0

M_CLK_DDR#2
M_CLK_DDR2

SC2D2U6D3V3MX-1-GP
SCD1U16V2ZY-2GP

M_A_DM0
M_A_DM1
M_A_DM2
M_A_DM3
M_A_DM4
M_A_DM5
M_A_DM6
M_A_DM7

7
7
7
7
M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7
M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7

MH2

DQS7#
DQS6#
DQS5#
DQS4#
DQS3#
DQS2#
DQS1#
DQS0#
DQS7
DQS6
DQS5
DQS4
DQS3
DQS2
DQS1
DQS0

7
7

106
107

2
3,19 SMBC_ICH
3,19 SMBD_ICH

BA1
BA0

M_CLK_DDR#2

DM7
DM6
DM5
DM4
DM3
DM2
DM1
DM0

1
C351
SC10P50V2JN-4GP

185
170
147
130
67
52
26
10

DY

CK1#
CK1
CK0#
CK0

194
192
182
180
191
189
181
179
176
174
160
158
175
173
159
157
154
152
142
140
153
151
143
141
136
134
126
124
137
135
125
123
76
74
64
62
75
73
63
61
58
56
46
44
57
55
45
43
38
36
22
20
37
35
25
23
16
14
6
4
19
17
7
5

TPAD79
K1

SA1
SA0

166
164
32
30

DQ63
DQ62
DQ61
DQ60
DQ59
DQ58
DQ57
DQ56
DQ55
DQ54
DQ53
DQ52
DQ51
DQ50
DQ49
DQ48
DQ47
DQ46
DQ45
DQ44
DQ43
DQ42
DQ41
DQ40
DQ39
DQ38
DQ37
DQ36
DQ35
DQ34
DQ33
DQ32
DQ31
DQ30
DQ29
DQ28
DQ27
DQ26
DQ25
DQ24
DQ23
DQ22
DQ21
DQ20
DQ19
DQ18
DQ17
DQ16
DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0

M_A_BS#2
M_A_BS#0
M_A_BS#1

200
198

163
120
83
69
50

8,13
8,13
8,13

VDD_SPD

NC#163/TEST
NC#120
NC#83
NC#69
NC#50

M_CS0#
M_CS1#
M_CKE0
M_CKE1
M_A_RAS#
M_A_CAS#
M_A_WE#

199

109
113
108
80
79
115
110

7,13
7,13
7,13
7,13
8,13
8,13
8,13

VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD

195
197

SMBC_ICH
SMBD_ICH

118
117
112
111
104
103
96
95
88
87
82
81

SDA
SCL
WE#
CAS#
RAS#
CKE1
CKE0
CS1#
CS0#

119
114

186
167
146
129
68
49
29
11
188
169
148
131
70
51
31
13

201

K2

ODT1
ODT0

M_ODT0
M_ODT1

VREF

7,13
7,13

GND

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

DDR_VREF_S3_TP

C128

M_CLK_DDR0
M_CLK_DDR#0
M_CLK_DDR1
M_CLK_DDR#1

GND

196
193
190
187
184
183
178
177
172
171
168
165
162
161
156
155
150
149
145
144
139
138
133
132
128
127
122
121
78
77
72
71
66
65
60
59
54
53
48
47
42
41
40
39
34
33
28
27
24
21
18
15
12
9
8
3
2

TPAD79

1
2
C356 SC2D2U6D3V3MX-1-GP

1
2
C354 SCD1U16V2ZY-2GP

C126

3D3V_S0

DM2

DDR2-200P-23-GP-U1
62.10017.A71

DDR_VREF_S3_TP

K3
TPAD79

K5

TPAD79
1D8V_S3

K4

M_CLK_DDR0

M_CLK_DDR#0

62.10017.G31

TPAD79

1
C349
SC10P50V2JN-4GP

M_CLK_DDR1

Place near DM2

DY

M_CLK_DDR#1

D45 46 use

C137
SC10P50V2JN-4GP

DY

202

DDR_VREF_S3_TP

5
2

M_B_RAS#
M_B_WE#
M_B_CAS#
M_CS2#
M_CS3#
M_CKE2
M_CKE3
8

M_B_DQ[63..0]

8
8

M_B_A[14..0] 8,13

M_B_DM[7..0] 8

M_B_DQS#[7..0]

M_B_DQS[7..0]

8,13
8,13
8,13
7,13
7,13
7,13
7,13

M_A_DQ[63..0]

M_A_A[14..0] 8,13

M_A_DM[7..0] 8

M_A_DQS#[7..0]

M_A_DQS[7..0]

2
Title

Size
Document Number

Date: Friday, March 14, 2008

of
47

PD

Rev

Wistron Corporation

12

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Sheet

D45/D46

DDR2 Socket

R172
R171
R209
R190
R208
R222

M_B_BS#0
M_B_WE#
M_B_CAS#
M_CS3#

M_ODT0
M_CS0#
M_A_RAS#

SRN56J-5-GP
RN14
1
2
3
4

SRN56J-5-GP
RN13
1 M_A_A13
2
3
4

SRN56J-5-GP
RN20
1
2 M_A_A0
3 M_A_A2
4 M_A_A4

SRN56J-5-GP
RN15
1
2
3
4

SRN56J-5-GP
RN26
1
2
3 M_A_A12
4 M_A_A9

SRN56J-5-GP
RN24
1 M_A_A6
2 M_A_A7
3 M_A_A11
4

SRN56J-5-GP
RN21
1 M_A_A5
2 M_A_A3
3 M_A_A1
4 M_A_A10

8
7
6
5

8
7
6
5

8
7
6
5

8
7
6
5

8
7
6
5

8
7
6
5

8
7
6
5

8
7
6
5

M_CKE1

M_CKE0
M_A_BS#2

M_A_BS#0
M_A_WE#
M_A_CAS#
M_ODT1

M_A_BS#1

7,12

7,12
8,12

8,12
8,12
8,12
7,12

8,12

2
SCD1U16V2ZY-2GP
2
SCD1U16V2ZY-2GP
2
SCD1U16V2ZY-2GP
2
SCD1U16V2ZY-2GP
2
SCD1U16V2ZY-2GP

1
C257
1
C302
1
C201
1
C212
1
C289

DY

EC47

DY

EC48

2
SCD1U16V2ZY-2GP

1
C309

DDR_VREF_S3

2
SCD1U16V2ZY-2GP

1
C196

DY

EC130

2
SC2D2U6D3V3MX-1-GP

2
SC2D2U6D3V3MX-1-GP

1
C270
1
C554

2
SC2D2U6D3V3MX-1-GP

2
SC2D2U6D3V3MX-1-GP

1
C527
1
C567

2
SC2D2U6D3V3MX-1-GP

1
C535

2
SCD1U16V2ZY-2GP

2
SCD1U16V2ZY-2GP

1
C548
1
C558

2
SCD1U16V2ZY-2GP

2
SCD1U16V2ZY-2GP

1
C299

1
C260

1D8V_S3

2
SCD1U16V2ZY-2GP
2
SCD1U16V2ZY-2GP
2
SCD1U16V2ZY-2GP
2
SCD1U16V2ZY-2GP
2
SCD1U16V2ZY-2GP
2
SCD1U16V2ZY-2GP
2
SCD1U16V2ZY-2GP

1
C205
1
C305
1
C256
1
C202
1
C236
1
C259
1
C213

1
C192

1
C240

1
C272

1
C288

1
C229

1
C187

1
C231

1
C258

1
C232

DDR_VREF_S3

1
C536

1
C526

1
C562

1
C541

1
C555

1
C211

1
C544

1
C560

1
C239

1D8V_S3

2
SC2D2U6D3V3MX-1-GP

2
SC2D2U6D3V3MX-1-GP

2
SC2D2U6D3V3MX-1-GP

2
SC2D2U6D3V3MX-1-GP

2
SC2D2U6D3V3MX-1-GP

2
SCD1U16V2ZY-2GP

2
SCD1U16V2ZY-2GP

2
SCD1U16V2ZY-2GP

2
SCD1U16V2ZY-2GP

Place these Caps near DM2

2
SCD1U16V2ZY-2GP

1
C233

PD

2
SCD1U16V2ZY-2GP

1
C264

DDR_VREF_S3

Place these Caps near DM1

SCD1U16V2ZY-2GP

7,12
7,12
8,12

8,12
8,12
8,12
7,12

7,12

8,12

7,12
7,12
8,12

M_B_A[14..0] 8,12

M_A_A[14..0] 8,12

7,12
7,12

2
SCD1U16V2ZY-2GP

Put decap near power(0.9V) and pull-up resistor

1
C306

DDR_VREF_S3

SCD1U16V2ZY-2GP

SRN56J-5-GP

M_CKE3

SRN56J-5-GP
RN23
1 M_B_A6
2 M_B_A7
3 M_B_A11
4

8
7
6
5
M_B_BS#1

SRN56J-5-GP
RN19
1
2 M_B_A0
3 M_B_A2
4 M_B_A4

8
7
6
5

7,12
8,12

M_CS1#
M_ODT3

M_ODT2
M_CS2#
M_B_RAS#

SRN56J-5-GP
RN12
1 M_B_A13
2
3
4

M_B_A8
M_B_A5
M_B_A1
M_B_A3

M_A_A8
M_B_A10
M_A_A14
M_B_A14

M_CKE2
M_B_BS#2

1
2
3
4

RN22

2
2
2
2
2
2

M_B_A12
M_B_A9

56R2J-4-GP
56R2J-4-GP
56R2J-4-GP
56R2J-4-GP
56R2J-4-GP
56R2J-4-GP

SRN56J-5-GP

1
2
3
4

Put decap near power(0.9V) and pull-up resistor

RN25

8
7
6
5

1
1
1
1
1
1

8
7
6
5

DDR_VREF_S3

1
2

1
2

Decoupling Capacitor

1
2

PARALLEL TERMINATION

SCD1U16V2ZY-2GP
Sheet

D45/D46

13

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation
DDR2 Termination Resistor
Document Number
Date: Wednesday, March 19, 2008

Size

Title

2
SCD1U16V2ZY-2GP

2
SCD1U16V2ZY-2GP

2
SCD1U16V2ZY-2GP

2
SCD1U16V2ZY-2GP

2
SCD1U16V2ZY-2GP

2
SCD1U16V2ZY-2GP

2
SCD1U16V2ZY-2GP

2
SCD1U16V2ZY-2GP

2
SCD1U16V2ZY-2GP

C103

EC24

C110

150R2J-L1-GP-U
R340
1
2 NUM_LED#1

3D3V_S0

150R2J-L1-GP-U

3D3V_S0

LED-O-16-GP
CAPSLED1
2

CHGLED1

LED-G-62-GP

LED-G-62-GP

LED-G-62-GP
NUMLED1
1
2

CHG_LED#1

2K2R2J-2-GP
R339
1
2 CAPS_LED#1

HDD_LED#

1 R341

150R2J-L1-GP-U

LED-G-62-GP
STBYLED1
K

LED-O-16-GP
PWRLED1
2

WIRELED1
K

C117

USBPN6
USBPP6

LED-O-16-GP
HDDLED1
1
2

3D3V_S5

PD

3D3V_S0

1KR2J-1-GP
R338
1
2

3D3V_S5

PWR_LED#1

150R2J-L1-GP-U
R345
1
2 STBY_LED#1

3D3V_S0

WLAN_LED#

SCD1U16V2ZY-2GP

3D3V_S0

SB

SC10U10V5ZY-1GP

LCDVDD_S0

SCD1U16V2ZY-2GP

3D3V_S0

17
17

1KR2J-1-GP
R344
1
2

R343

R102

10KR2F-2-GP

BLON_OUT

SCD1U25V3KX-GP

C90

5
6
7
8
9
GND
EN
OUT
IN#1

4
3
2
1

LCDVDD_S0

28

NUM_LED#

CAP_LED#

28

28

CHARGE_LED# 28

MEDIA_LED# 16

STDBY_LED# 28

PWR_LED#

40
41

42
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39

LCDVDD_ON

1
2
R108UMA 0R2J-2-GP
1
2
0R2J-2-GP
R107

DIS

TXBOUT0TXBOUT0+
TXBOUT1TXBOUT1+
TXBOUT2TXBOUT2+

TXBCLKTXBCLK+

TXAOUT0TXAOUT0+
TXAOUT1TXAOUT1+
TXAOUT2TXAOUT2+

TXACLKTXACLK+

42

40

21

GMCH_LCDVDD_ON

ATI_LCDVDD_ON

20

TOP VIEW

C86
SCD1U16V2ZY-2GP

5V_S0

42 ATI_EDID_CLK
42 ATI_EDID_DATA

42 ATI_TXBCLK42 ATI_TXBCLK+

42 ATI_TXBOUT242 ATI_TXBOUT2+

42 ATI_TXBOUT142 ATI_TXBOUT1+

42 ATI_TXBOUT042 ATI_TXBOUT0+

42 ATI_TXACLK42 ATI_TXACLK+

42 ATI_TXAOUT242 ATI_TXAOUT2+

42 ATI_TXAOUT142 ATI_TXAOUT1+

42 ATI_TXAOUT042 ATI_TXAOUT0+

Left side
WLAN

PWR ON

STDBY

MEDIA

CHARGER

CAP.

NUM.

Right side

LED Location and Sequence ( The edge of PCB,Top view )

R106
100KR2J-1-GP

C112
SC1U10V2KX-1GP

LCD1

WLAN_TEST_LED# 28

G5281RC1U-GP
74.05281.093

IN#5
IN#6
IN#7
IN#8
GND

U12

SCD1U16V2ZY-2GP

C116

ID_CLK
ID_DAT

20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2

ACES-CONN40C-1-GP-U2

LCD CONNECTOR

28 BRIGHTNESS

28

SC10U25V6KX-1GP

3D3V_S0

SCD1U16V2ZY-2GP

5V_CAM_S0

C87

1
2

DCBATOUT

1
2

1
2

4
3

TXBCLKTXBCLK+

TXBOUT2TXBOUT2+

TXBOUT1TXBOUT1+

TXBOUT0TXBOUT0+

TXACLKTXACLK+

TXAOUT2TXAOUT2+

TXAOUT1TXAOUT1+

TXAOUT0TXAOUT0+

ID_CLK
ID_DAT

3
4

4
3

3
4

3
4

3
4

4
3

4
3

4
3

2
1

1
2

2
1

2
1

2
1

1
2

1
2

1
2

5
6
7
8
9

GND
EN
OUT
IN#1
G5281RC1U-GP
74.05281.093

IN#5
IN#6
IN#7
IN#8
GND

U10

4
3
2
1

WEBCAM POWER

VGA

RN17
1
SRN0J-6-GP2

VGA

RN55
2
SRN0J-6-GP1

VGA

RN27
1
SRN0J-6-GP2

VGA

RN29
2
SRN0J-6-GP1

VGA

RN57
2
SRN0J-6-GP1

VGA

RN48
2
SRN0J-6-GP1

VGA

RN53
1
SRN0J-6-GP2

VGA

RN51
1
SRN0J-6-GP2

VGA

RN9
1
SRN0J-6-GP2

GMCH_TXBOUT0- 7
GMCH_TXBOUT0+ 7
GMCH_TXBOUT1- 7
GMCH_TXBOUT1+ 7
GMCH_TXBOUT2- 7
GMCH_TXBOUT2+ 7
GMCH_TXBCLK- 7
GMCH_TXBCLK+ 7

RN56
3
4 SRN0J-6-GP
RN30
3
4 SRN0J-6-GP
4 RN28
3 SRN0J-6-GP
RN54
3
4 SRN0J-6-GP

3
4

UMA

UMA

UMA

UMA

UMA

Sheet

D45/D46
14

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation

7
7

LCD CONN / LED / WEBCAM


Document Number

5V_CAM_S0

CLK_DDC_EDID
DAT_DDC_EDID

C101
SC1U10V2KX-1GP

CAMERA_EN 28

UMA

4 RN11
3 SRN0J-6-GP

3D3V_S0

GMCH_TXACLK- 7
GMCH_TXACLK+ 7

RN49
3
4 SRN0J-6-GP

UMA

UMA

SRN10KJ-5-GP

RN6

GMCH_TXAOUT2- 7
GMCH_TXAOUT2+ 7

4 RN52
3 SRN0J-6-GP

R91
100KR2J-1-GP

1
2

2
1

GMCH_TXAOUT1- 7
GMCH_TXAOUT1+ 7

4 RN50
3 SRN0J-6-GP

UMA

GMCH_TXAOUT0- 7
GMCH_TXAOUT0+ 7

4 RN10
3 SRN0J-6-GP

Date: Friday, March 14, 2008

Size
A3

Title

ZZZZ

1
2

GMCH_BLUE

R361 1

R355 1

R362 1

VGA

UMA

VGA

UMA

2 0R2J-2-GP

2 0R2J-2-GP

2 0R2J-2-GP

2 0R2J-2-GP

42 ATI_TV_CRMA

42 ATI_TV_LUMA

PD

5V_S0

1
1

R3
R5

F1

1
1

R2
R4

VGA

R358
75R2F-2-GP

VGA

R359
75R2F-2-GP

C438

VGA

VGA

VGA

VGA

C433
SC270P50V2KX-1GP

CRMA_1

C439
SC150P50V2JN-3GP

VGA

VGA

C434
SC270P50V2KX-1GP

LUMA_1

2 SC33P50V2JN-3GP

1
2
IND-1D2UH-5-GP

L15

C437

VGA

C440
SC150P50V2JN-3GP

VGA

5V_CRT_S0

3
4

CRT_G

CRT_B

EC61

FCM2012CF-220T05-GP

L12

FCM2012CF-220T05-GP

L13

Q1
2N7002-11-GP

CRT_R

FCM2012CF-220T05-GP

L14

SRN10KJ-5-GP

SRN10KJ-5-GP

4
2
6

5
1
3

VGA

MINDIN4-29-GP
22.10021.E91

CRMA
GND
GND

GND
GND
LUMA

TVOUT1

CLK_DDC1_5

DAT_DDC1_5

5V @ ext. CRT side

3D3V_S0

2
1
RN2

EC63

Q2
D2N7002-11-GP

3
4

RN1

3D3V_S0

2
1

2 SC33P50V2JN-3GP

L16
1
2
IND-1D2UH-5-GP

K
RB751V-40-2-GP

D16

EC64

R1
10KR2F-2-GP

2 0R2J-2-GP CRT_CLK S
2 0R2J-2-GP

2 0R2J-2-GP
2 0R2J-2-GP

TV CONN

VGA

UMA

VGA

UMA

FUSE-1D1A6V-4GP-U

7 GMCH_DDCCLK
42 ATI_DDCCLK

7 GMCH_DDCDATA
42 ATI_DDCDATA

EC65

CRT_DAT

R350

R351

CRT_B1

R352

CRT_G1

Layout Note:
* Must be a ground return path between this ground and the ground on
the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT
CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

42 ATI_CRT_BLUE

42 ATI_CRT_GREEN

7 GMCH_GREEN

R356 1

1
2

2 0R2J-2-GP

1
2

R363 1

1
2

42 ATI_CRT_RED

SC1P50V2CN-1GP

1
2

VGA

SC1P50V2CN-1GP

GMCH_RED

SC1P50V2CN-1GP

1
2

CRT_R1

1
2

2 0R2J-2-GP

SC1P50V2CN-1GP

UMA

1
42

42

EC60

EC59

7 GMCH_VSYNC
ATI_VSYNC

7 GMCH_HSYNC
ATI_HSYNC

R348 1
R349 1

R365 1
R364 1

PD

2 0R2J-2-GP
2 0R2J-2-GP

2 0R2J-2-GP
2 0R2J-2-GP

CRMA_1

LUMA_1

D11

D12

EC66
SC15P50V2JN-2-GP

VGA

UMA

VGA

UMA

VSYNC_4

HSYNC_4

DY
1

BAV99-5-GP
2

DY

BAV99-5-GP
2

3D3V_S0

EC4

EC1

DY

EC2

HSYNC_5

1 R346
2 JVGA_VS
0R0402-PAD

C1

5V_CRT_S0

DY
1

BAV99-5-GP
2

DY

BAV99-5-GP
2

DY

Sheet

D45/D46

15

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

D13

3D3V_S0
BAV99-5-GP
2

PD

Wistron Corporation

CRT_B 3

CRT_G 3

D14

D15

SCD01U50V2ZY-1GP

CRT_B

CRT_G

CRT_R

CRT_R 3

CRT/TV Connector
Document Number

PD

7
2
8
3
9
4
10
5

6
1

VIDEO-15-42-GP-U
20.20378.015

Date: Tuesday, March 18, 2008

Size

Title

VSYNC_5

16

15

14

13

12

CRT1

1 R360
2 JVGA_HS
0R0402-PAD

SCD1U16V2ZY-2GP

C442

DY

EC3

U23A
TSAHCT125PW-GP

U23B
TSAHCT125PW-GP

EC67
SC15P50V2JN-2-GP

Hsync & Vsync level shift

5V_S0

CLK_DDC1_5

JVGA_VS

JVGA_HS

DAT_DDC1_5

11

17

CRT I/F & CONNECTOR

1
2

R357 1

Ferrite bead impedance: 10 ohm@100MHz


PD use 22 ohm 68.00215.211

SC1P50V2CN-1GP

1
2

Layout Note:
Place these resistors close to the CRT-out connector

1
2

SC1P50V2CN-1GP

1
2
14

1
2

1
2

1
2
G

2
1
2
1
2

1
2

1
2

1
2

14

150R2F-1-GP
4

150R2F-1-GP
1

SC15P50V2JN-2-GP

SC15P50V2JN-2-GP

150R2F-1-GP
7

SC100P50V2JN-3GP

SC100P50V2JN-3GP

PWR
GND
NP1
NP2

1
2
NP1
NP2

RTC_BAT

1
R566

ACZ_BITCLK

R597

2
1KR2J-1-GP

RTC_BAT_R

R517 1
R254 1
1

BAS40CW-GP

2 20KR2J-L2-GP
2 20KR2J-L2-GP
R525
2
1MR2J-1-GP
C366
C657

C728

EC57

SC22P50V2JN-4GP

3D3V_S0

DY
22,29 ACZ_RST#
29 ACZ_SDATAIN0
22 ACZ_SDATAIN1

22,29 ACZ_SYNC

C756 1
C757 1

21 SATA_RXN1_C
21 SATA_RXP1_C
21
SATA_TXN1
21
SATA_TXP1

HDA_DOCK_RST#

R305
2
33R2J-2-GP

1
R265
1
R261

TP109

ACZ_SDIN2

DY

R524
0R2J-2-GP

INTVRMEN

R523
330KR2F-L-GP

RTC_AUX_S5

SATA-ODD

2SCD01U25V2KX-3GP
2SCD01U25V2KX-3GP

SATA_RXP0_C
2SCD01U25V2KX-3GP
2SCD01U25V2KX-3GP

SATA-HDD
SATA_RXN0_C

AG8

AG7
AE8

AG5

AF4
AG4
AH3
AE5

AE7

AF6
AH4

B28
B27

B10

D13
D12
E13

F14
G13
D14

C13

E25

B22
A22

A25
F20
C22

C23
C24

AH13
AJ13
AG14
AF14

DY

R510
0R2J-2-GP

LAN100_SLP

R502
330KR2F-L-GP

RTC_AUX_S5

1 OF 6

High=Enable

AJ7
AH7

AH18
AJ18

LAN100_SLP

High=Enable

Low=Disable

2
R596

PM_THRMTRIP-A# 4,7

DY

1D05V_S0
2
200R2F-L-GP

H_FERR# 4

Sheet

D45/D46

16

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation

SATA_RXN5_C 22
SATA_RXP5_C 22
SATA_TXN5 22
SATA_TXP5 22

Layout note: R373 needs to placed


within 2" of ICH9, R379 must be
placed within 2" of R373 w/o stub

2
56R2J-4-GP
2 0R2J-2-GP

1D05V_S0

H_PWRGD 1
R308

DY

R307
56R2J-4-GP

1D05V_S0

ICH9-M (1 of 4)
Date: Tuesday, March 25, 2008

Size

Title

H_DPSLP#

R603
56R2J-4-GP

1D05V_S0

DY

1
R315
R313 1

Document Number

1 C758
1 C759

1
24D9R2F-L-GP

CLK_PCIE_SATA# 3
CLK_PCIE_SATA 3

27,28

H_SMI# 4

2
54D9R2F-L1-GP

SATA_RXN5_C
SATA_RXP5_C
SCD01U25V2KX-3GP2
SCD01U25V2KX-3GP2

E-SATA

TP75

1
R306

H_STPCLK# 4

H_NMI 4
1
2
R311 0R2J-2-GP

H_INIT# 4,27
H_INTR 4
KBRCIN# 28

Place within 500 mils of


ICH9 ball

SATARBIAS

Low=Disable
integrated VccLan1_05VccCL1_05

INTVRMEN

ICH_TP8

H_THERMTRIP_R

AH9
AJ9
AE10 SATA_TXN5_C
AF10 SATA_TXP5_C

AH11
AJ11
AG12
AF12

AG27

AG26

AH27

AF23
AF24

AE22
AG25
L3

H_IGNNE# 4

2
56R2J-4-GP

AF25

1
R604

H_DPRSTP# 4,7,32
H_DPSLP# 4

KA20GATE 28
H_A20M# 4

TP66
TP125

H_PWRGD 4

H_SMI#_R

H_FERR#_R

H_DPRSTP#

LPC_LAD[0..3]

LPC_LFRAME# 27,28

LPC_LAD[0..3]

LDRQ0#
3D3V_LDRQ1_S0

LPC_LAD0
LPC_LAD1
LPC_LAD2
LPC_LAD3

AD22

AJ26

AJ25
AE23

N7
AJ27

J3
J1

K3

K5
K4
L6
K2

71.ICH9M.E0U

SATARBIAS#
SATARBIAS

SATA_CLKN
SATA_CLKP

SATA5RXN
SATA5RXP
SATA5TXN
SATA5TXP

SATA4RXN
SATA4RXP
SATA4TXN
SATA4TXP

PECI

THRMTRIP#

STPCLK#

NMI
SMI#

INIT#
INTR
RCIN#

IGNNE#

CPUPWRGD

FERR#

DPRSTP#
DPSLP#

A20GATE
A20M#

LDRQ0#
LDRQ1#/GPIO23

FWH4/LFRAME#

FWH0/LAD0
FWH1/LAD1
FWH2/LAD2
FWH3/LAD3

integrated VccSus1_05,VccSus1_5,VccCL1_5

SB use

71.ICH9M.00U

ICH9M-GP-NF

SATA1RXN
SATA1RXP
SATA1TXN
SATA1TXP

SATA0RXN
SATA0RXP
SATA0TXN
SATA0TXP

SATALED#

HDA_DOCK_EN#/GPIO33
HDA_DOCK_RST#/GPIO34

HDA_SDOUT

HDA_SDIN0
HDA_SDIN1
HDA_SDIN2
HDA_SDIN3

HDA_RST#

HDA_BIT_CLK
HDA_SYNC

GLAN_COMPI
GLAN_COMPO

GLAN_DOCK#/GPIO56

LAN_TXD0
LAN_TXD1
LAN_TXD2

LAN_RXD0
LAN_RXD1
LAN_RXD2

LAN_RSTSYNC

GLAN_CLK

INTVRMEN
LAN100_SLP

RTCRST#
SRTCRST#
INTRUDER#

RTCX1
RTCX2

U57A

D4546

SATA_RXN1_C
SATA_RXP1_C
SATA_TXN1_C
SATA_TXP1_C

AJ16
AH16
SATA_TXN0_C AF17
SATA_TXP0_C AG17

HDA_DOCK_EN#
1 DY
2
R303
8K2R2J-3-GP

PD

ACZ_RST#_R

ACZ_SYNC_R

GLAN_DOCK#
10KR2J-3-GP
2 GLAN_COMP
24D9R2F-L-GP
2

LAN_RSTSYNC

INTVRMEN
LAN100_SLP

RTC_RST#
SRTC_RST#
INTRUDER#

RTC_X2

R250
10MR2J-L-GP

RTC_X1

ACZ_SDATAOUT_R

PD

ACZ_BIT_CLK

R304
2
33R2J-2-GP
R322
1
2
33R2J-2-GP

1D5V_S0

C761 1
C760 1

MEDIA_LED#

TP71

TP144

R321 22R2J-2-GP
1
2

3D3V_S5

SATA_RXN0_C
SATA_RXP0_C
SATA_TXN0
SATA_TXP0

21
21
21
21

14

22,29 ACZ_SDATAOUT

PD

22 ACZ_BTCLK_MDC

PD

2
SC10P50V2JN-4GP
2

INTRUDER#

C362
1

20

X3

3
X-32D768KHZ-38GPU

SC10P50V2JN-4GP
2

1
2

C368
1

EC56 1
2
SC12P50V2JN-3GPR320 22R2J-2-GP
1
2

DY

GLAN_COMP place within 500 mil of ICH9M

MEDIA_LED#

DY

C711
SCD1U16V2ZY-2GP

1
2
10KR2J-3-GP

3D3V_S0

29

62.70001.011

BAT-CON2-1-GP-U

RTC1

RTC_AUX_S5
1
2

D25

RTC
LPC
LAN / GLAN
CPU

3D3V_AUX_S5

1
2

1
2

1
2
1
2

1
2
1
2

SC1U16V3ZY-GP

IHDA

SC1U16V3ZY-GP

SATA

SC1U16V3ZY-GP

SRN8K2J-2-GP-U

RP1

SRN8K2J-2-GP-U

RP5

3D3V_S0

71.ICH9M.00U

ICH9M-GP-NF

PIRQA#
PIRQB#
PIRQC#
PIRQD#

INT_PIRQE#
INT_PIRQH#
INT_PIRQA#
INT_PIRQC#

PCIE_RXN3
PCIE_RXP3
PCIE_TXN3
PCIE_TXP3

PCIE_RXN4
PCIE_RXP4
PCIE_TXN4
PCIE_TXP4

PCIE_RXN5
PCIE_RXP5
PCIE_TXN5
PCIE_TXP5

25
25
25
25

25
25
25
25

26
26
26
26

C694
C692

C696
C697

DY

R259

1KR2J-1-GP

SPI_MOSI

USB_RBIAS_PN AG2
AG1

N4
N5
N6
P6
M1
N2
M4
M3
N3
N1
P5
P3

USB_OC#0
USB_OC#1
USB_OC#2
USB_OC#3
USB_OC#4
USB_OC#5
USB_OC#6
USB_OC#7
USB_OC#8
USB_OC#9
USB_OC#10
USB_OC#11

R590

D25
E23

SPI_MOSI
SPI_MISO

C29
C28
D27
D26

E29
E28
F27
F26

G29
G28
H27
H26

J29
J28
K27
K26

L29
L28
M27
M26

TP57
TP60

TXN5
TXP5

TXN4
TXP4

TXN3
TXP3

TXN2
TXP2

D23
D24
F23

1
1

1
1

1
1

1
1

N29
N28
GLAN_TXN_C P27
GLAN_TXP_C P26

3D3V_S0

PCI_C/BE#0
PCI_C/BE#1
PCI_C/BE#2
PCI_C/BE#3

D8
B4
D6
A5

TP115
TP104
TP103
TP106

TP112

TP65

TP107

TP102

1
2
3
4
5

H4
K6
F2
G2

D3
E3
R1
C6
E4
C2
J4
A4
F5
D7

SRN8K2J-2-GP-U

RP2

DMI_CLKN
DMI_CLKP

DMI3RXN
DMI3RXP
DMI3TXN
DMI3TXP

DMI2RXN
DMI2RXP
DMI2TXN
DMI2TXP

DMI1RXN
DMI1RXP
DMI1TXN
DMI1TXP

DMI0RXN
DMI0RXP
DMI0TXN
DMI0TXP

71.ICH9M.00U

ICH9M-GP-NF

USBP0N
USBP0P
USBP1N
USBP1P
SPI_CLK
USBP2N
SPI_CS0#
USBP2P
SPI_CS1#/GPIO58/CLGPIO6 USBP3N
USBP3P
SPI_MOSI
USBP4N
SPI_MISO
USBP4P
USBP5N
OC0#/GPIO59
USBP5P
OC1#/GPIO40
USBP6N
OC2#/GPIO41
USBP6P
OC3#/GPIO42
USBP7N
OC4#/GPIO43
USBP7P
OC5#/GPIO29
USBP8N
OC6#/GPIO30
USBP8P
OC7#/GPIO31
USBP9N
OC8#/GPIO44
USBP9P
OC9#/GPIO45
USBP10N
OC10#/GPIO46
USBP10P
OC11#/GPIO47
USBP11N
USBP11P
USBRBIAS
USBRBIAS#

DMI_ZCOMP
DMI_IRCOMP

USB

3D3V_S0

TP126

CLK_PCIE_ICH# 3
CLK_PCIE_ICH 3
DMI_IRCOMP_R

T26
T25
AF29
AF28

USBPN0 22
USBPP0 22
TP72
TP73
USBPN2 22
USBPP2 22
USBPN3 22
USBPP3 22
USBPN4 22
USBPP4 22
USBPN5 22
USBPP5 22
USBPN6 14
USBPP6 14
TP130
TP131
USBPN8 25
USBPP8 25
USBPN9 25
USBPP9 25
USBPN10 25
USBPP10 25

7
7
7
7

7
7
7
7

SB

DMI_RXN3
DMI_RXP3
DMI_TXN3
DMI_TXP3

AD27
AD26
AC29
AC28

AC5
AC4
USBPN1
AD3
USBPP1
AD2
AC1
AC2
AA5
AA4
AB2
AB3
AA1
AA2
W5
W4
USBPN7
Y3
USBPP7
Y2
W1
W2
V2
V3
U5
U4
U1
U2

DMI_RXN2
DMI_RXP2
DMI_TXN2
DMI_TXP2

AB27
AB26
AA29
AA28

7
7
7
7

DMI_RXN1
DMI_RXP1
DMI_TXN1
DMI_TXP1

Y27
Y26
W29
W28

7
7
7
7

DMI_RXN0
DMI_RXP0
DMI_TXN0
DMI_TXP0

V27
V26
U29
U28

INT_PIRQG#
PCI_SERR#
INT_PIRQF#
SB_ECSCI#

4 OF 6

10
9
8
7
6

INT_PIRQE#
INT_PIRQF#
INT_PIRQG#
INT_PIRQH#

ICH_PME

3
3
PCI_IRDY#
PCI_PAR
TP124
PCIRST#
1 R565
2
PCIRST1# 23,25,41
PCI_DEVSEL# 56R2J-4-GP
PCI_PERR#
PCI_LOCK#
PCI_SERR#
PCI_STOP#
PCI_TRDY#
PCI_FRAME#
R260
PLT_RST#_R
2
1
PLT_RST1# 7,25,26,27,28
C14
1
20R2J-2-GP
C380
D4
DY SC100P50V2JN-3GP
R2
PCLK_ICH 3

PCI_REQ#0
PCI_GNT#0
PCI_REQ#1
PCI_GNT#1
PCI_REQ#2
PCI_GNT#2
PCI_REQ#3
PCI_GNT#3

F1
G4
B6
A7
F13
F12
E6
F6

PERN6/GLAN_RXN
PERP6/GLAN_RXP
PETN6/GLAN_TXN
PETP6/GLAN_TXP

PERN5
PERP5
PETN5
PETP5

PERN4
PERP4
PETN4
PETP4

PERN3
PERP3
PETN3
PETP3

PERN2
PERP2
PETN2
PETP2

PERN1
PERP1
PETN1
PETP1

U57D

INT_PIRQD#
PCI_IRDY#
PCI_REQ#3
PCI_TRDY#

PIRQE#/GPIO2
PIRQF#/GPIO3
PIRQG#/GPIO4
PIRQH#/GPIO5

SPI_CLK
SPI_CS0#
SPI_CS#1

2
1
22D6R2F-L1-GP

USB_OC#2

22

PLTRST#
PCICLK
PME#

IRDY#
PAR
PCIRST#
DEVSEL#
PERR#
PLOCK#
SERR#
STOP#
TRDY#
FRAME#

C/BE0#
C/BE1#
C/BE2#
C/BE3#

REQ0#
GNT0#
REQ1#/GPIO50
GNT1#/GPIO51
REQ2#/GPIO52
GNT2#/GPIO53
REQ3#/GPIO54
GNT3#/GPIO55

TP59
TP61

SCD1U10V2KX-5GP 2
SCD1U10V2KX-5GP 2

SCD1U10V2KX-5GP 2
SCD1U10V2KX-5GP 2

SCD1U10V2KX-5GP 2
SCD1U10V2KX-5GP 2

USB_OC#0

C792
C793

1
1

SCD1U10V2KX-5GP 2
SCD1U10V2KX-5GP 2

22

SB

CARD READER

NEW CARD

MINICARD

PCIE_RXN2
PCIE_RXP2
PCIE_TXN2
PCIE_TXP2

25
25
25
25

SCD1U16V2KX-3GP2
SCD1U16V2KX-3GP2

C706
C705

C709
C708

WWAN CARD

PCIE_RXN1
PCIE_RXP1
PCIE_TXN1
PCIE_TXP1

GLAN

PCI

Interrupt I/F

3D3V_S0
10
9 PCI_STOP#
8 PCI_DEVSEL#
PCI_REQ#1
7
6 PCI_FRAME#

10
9
8
7
6

J5
E1
J6
C4

AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
AD8
AD9
AD10
AD11
AD12
AD13
AD14
AD15
AD16
AD17
AD18
AD19
AD20
AD21
AD22
AD23
AD24
AD25
AD26
AD27
AD28
AD29
AD30
AD31

Layout Note:
PCIE AC coupling caps
need to be within 250 mils of the driver.

3D3V_S0

INT_SERIRQ

3D3V_S0

23
23
23
23

1
2
3
4
5

PCI_REQ#2
PM_CLKRUN#

3D3V_S0

1
2
3
4
5

PCI_REQ#0
INT_PIRQB#
PCI_PERR#
PCI_LOCK#

INT_PIRQA#
INT_PIRQB#
INT_PIRQC#
INT_PIRQD#

D11
C8
D9
E12
E9
C9
E10
B7
C7
C5
G11
F8
F11
E7
A3
D2
F10
D5
D10
B3
F7
C3
F3
F4
C1
G7
H7
D1
G5
H6
G1
H3

1D5V_S0

MINICARD
UMTS
NEW CARD

8
9
10

NC

WEBCAM
7

BLUETOOTH

USB4

4
6

USB3
3

ICH9_GPIO57
R521
100KR2J-1-GP

USB2

NC

USB1

R522

DY 10KR2J-3-GP

Device

USB

3D3V_S5

R300
24D9R2F-L-GP

Pair
0

R598

SB

R602
DY 1
1KR2J-1-GP

TP74

ECSWI#

1
R520

TP58

A20

D21

E20
M5
AJ23

L4

A14
E19

A17

M6

R4
G19

ICH_TP3

SB_ECSCI#

M7
AJ24
B21
AH20
AJ20
AJ21

AG19
AH21
AG21
A21
C12
C21
AE18
ICH9_GPIO18
K1
ICH9_GPIO20
AF8
SCLOCK
AJ22
A9
D19
L1
PCB_VER0
AE19
PCB_VER1 AG22
SDATAOUT1 AF21
ICH9_GPIO49 AH24
ICH9_GPIO57
A8

2 ICH_TP7
DY
0R2J-2-GP

VGATE_PWRGD

29
ACZ_SPKR
7 MCH_ICH_SYNC#

SB

SMB_ALERT#

28 PM_CLKRUN#

2
10KR2J-3-GP

R637

SB_ECSCI#
ECSWI#

3D3V_S0

DIS 10KR2J-3-GP
ICS 10KR2J-3-GP

R558

SB

7,32 VGATE_PWRGD

28
28

TP67

PM_SUS_STAT#
DBRESET#

G16
A13
SMB_LINK_ALERT# E17
SMLINK0
C17
2
10KR2J-3-GP
SMLINK1
B18
2
10KR2J-3-GP
PM_RI#
F19

23,25,26 PCIE_WAKE#
28 INT_SERIRQ
20
THRM#

R290 R559 R599


10KR2J-3-GP 10KR2J-3-GP
CLK_SEL
10KR2J-3-GP

PCB_VER3

R251

R262 1
1
R506

GPIO49 should be pulled down to


GND only when using Teenah. When
using Cantiga, this ball should
be left as No Connect.

G38

DY

10KR2J-3-GP
7
PM_SYNC#
10KR2J-3-GP

DY

R513

3D3V_S0

3D3V_S5

19,25 SMB_CLK
19,25 SMB_DATA

UMA DY_RTL

3D3V_S0

PM_STPPCI#
PM_STPCPU#

2
1
2
1

2 OF 6

Direct Media Interface

1
2
1

GAP-OPEN
1
2

1
2

1
2

1
2
3
4
5

1
2
3
4
5

SMB

CL_RST0#
CL_RST1#

CL_VREF0
CL_VREF1

CL_DATA0
CL_DATA1

10
9
8
7
6

PCI_GNT#0 1
R501
SPI_CS#1
1
R277
PCI_GNT#3 1
R514

DY

1KR2J-1-GP
2

DY

1KR2J-1-GP
2

1KR2J-1-GP
2

DY

PWROK

3D3V_S5

PlanarID
(1,0)
SA: 0,0
SB: 0,1
SC: 1,1

Friday, March 14, 2008

Date:

RSMRST#_SB

100KR2J-1-GP

R272

R269

3D3V_S5

Sheet

D45/D46

17

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

ICH9-M (2 of 4)
Document Number

R256
453R2F-1-GP

3D3V_S0

Wistron Corporation

D10

2
0R2J-2-GP

DY

7,32

R255
3K24R2F-GP

R309
10KR2J-3-GP

R310

10KR2J-3-GP

R499
453R2F-1-GP

2
10KR2J-3-GP

3D3V_S0
1
2
3
4
SRN10KJ-6-GP

R601

RN45

PM_PWRBTN# 28

3D3V_S5

1
2
3
4

DY

BAT54-7-F-GP

1
R264

R302
10KR2J-3-GP

R301

Size

Title

ZZZZ

28 RSMRST#_KBC

DY

RN37

8
7
6
5

PM_DPRSLPVR

3D3V_S5

R495
3K24R2F-GP

SRN10KJ-6-GP

8
7
6
5

USB_OC#11
1
R281

3D3V_S0

PCB_VER0
PCB_VER1

3D3V_S5

USB_OC#9
USB_OC#10
USB_OC#8

R266
10KR2J-3-GP
100KR2J-1-GP

25

CL_DATA0 7
C_LINK_DAT 25

CL_RST#0
7
C_LINK_RST

R253

7,20

CL_CLK0 7
C_LINK_CLK 25

TP105

D26
3
BAS16-1-GP

CLK_PWRGD

R5621
2 0R2J-2-GP
R560 1
2DY
100KR2J-1-GP

7,20

CL_VREF0_ICH
CL_VREF1_ICH

ICH9_GPIO24
SUS_PWR_ACK
ICH9_GPIO14
ICH9_GPIO9

low = A16 swap override enable


high = default

SPI
PCI
LPC(Default)

BOOT BIOS Location

A16 swap override strap


PCI_GNT#3

1
0
1

PCI_GNT#0 SPI_CS#1

2
0R2J-2-GP

1
2
R278 10KR2J-3-GP

0
1
1

3D3V_S0

2
10KR2J-3-GP

1
R600

BOOT BIOS Strap

3D3V_S5

1
DY 2
R280 1KR2J-1-GP
1
DY 2
10KR2J-3-GP
R312

1
R252

A16
C18
C11
C20

F21
D18 C_LINK_RST

C25
A19

F22
C19 C_LINK_DAT

F24
B19 C_LINK_CLK

B16 PM_SLP_M#

R6

SUS_PWR_ACK
SMB_LINK_ALERT#
SMB_ALERT#
PM_BATLOW#_R

PWROK
PM_LAN_ENABLE

D22

TP113

RSMRST#_SB

D20

R5

PWRBTN#_ICH
PM_LAN_ENABLE

R3

PM_BATLOW#_R

PM_DPRSLPVR_R

SATA0GP

ICH_GPIO37
ICH_GPIO36
SATA1GP

PM_SLP_S3# 20,25,28,30,34,35,36,37
PM_SLP_S4# 25,28,34,35

TP117

B13

M2

3
3

PM_SUS_CLK 20

CLK_ICH14
CLK48_ICH

TP64

PWROK

S4_STATE#

C10
G20

SLPS5#

SATA0GP
SATA1GP
ICH_GPIO36
ICH_GPIO37

C16
E16
G17

P1

H1
AF3

AH23
AF19
AE21
AD20

3D3V_S5

USB_OC#2
USB_OC#6
USB_OC#7
USB_OC#4

10
9
8
7
6

SCLOCK

SDATAOUT1

ACZ_SPKR

CL_CLK0
CL_CLK1

SLP_M#

CLPWROK

CK_PWRGD

RSMRST#

LAN_RST#

PWRBTN#

BATLOW#

DPRSLPVR/GPIO16

PWROK

GPIO24/MEM_LED
GPIO10/SUS_PWR_ACK
GPIO14/AC_PRESENT
GPIO9/WOL_EN

SRN10KJ-L3-GP

RP3

SLP_S3#
SLP_S4#
SLP_S5#

SUSCLK

CLK14
CLK48

S4_STATE#/GPIO26

SRN10KJ-L3-GP

RP4

3 OF 6
SATA0GP/GPIO21
SATA1GP/GPIO19
SATA4GP/GPIO36
SATA5GP/GPIO37

No Reboot Strap
SPKR
LOW = Defaule
High=No Reboot

3D3V_S5

USB_OC#3
PCIE_WAKE#
PM_RI#
DBRESET#

3D3V_S5

ECSWI#
USB_OC#1
USB_OC#0
USB_OC#5

71.ICH9M.00U

ICH9M-GP-NF

SPKR
MCH_SYNC#
TP3
PWM0
PWM1
PWM2

TACH1/GPIO1
TACH2/GPIO6
TACH3/GPIO7
GPIO8
LAN_PHY_PWR_CTRL/GPIO12
ENERGY_DETECT/GPIO13
TACH0/GPIO17
GPIO18
GPIO20
SCLOCK/GPIO22
GPIO27
GPIO28
SATACLKREQ#/GPIO35
SLOAD/GPIO38
SDATAOUT0/GPIO39
SDATAOUT1/GPIO48
GPIO49
GPIO57/CLGPIO5

SST

VRMPWRGD

WAKE#
SERIRQ
THRM#

CLKRUN#

STP_PCI#
STP_CPU#

SMBALERT#/GPIO11

PMSYNC#/GPIO0

SUS_STAT#/LPCPD#
SYS_RESET#

RI#

SMBCLK
SMBDATA
LINKALERT#/GPIO60/CLGPIO4
SMLINK0
SMLINK1

U57C

SATA
GPIO
Clocks

SYS GPIO
Power MGT
MISC
GPIO
Controller Link

U57B

PCI-Express
SPI

1
2
1
2

1
2

1
2

1
2

1
2
1
C373
SCD1U10V2KX-4GP
2

1
2

1
2
1
2

1
2
C654
SCD1U10V2KX-4GP
2
1
1
2
1
2

1
2
1
2
1

10KR2J-3-GP

10KR2J-3-GP

10KR2J-3-GP

3D3V_S0

DY

5V_S0

5V_S5

C417

TC26

DY

C671

SC4D7U6D3V3KX-GP

23mA

L33
2
1
IND-1D2UH-5-GP

DY

C686

80mA

C685

1D5V_S0

DY

1D5V_S0

1.342A

C424

DY

C383
TC13

C415

C661

3D3V_S0

DY

C409

1mA
2

VccLan1D05

1D5VGLANPLL_ICH

SCD1U10V2KX-4GP

DY

C416

C762

AE1

V5REF_S5

3D3V_GLAN_S0
R516
1
0R0603-PAD

A26

D28
D29
E26
E27

A27

A12
B12

A10
A11

AA7
AB6
AB7
AC6
AC7

AJ5

AC12
AC13
AC14

G10
G9

AC21

AC18
AC19

AC9

AC11
AD11
AE11
AF11
AG10
AG11
AH10
AJ10

AC16
AD15
AD16
AE15
AF15
AG15
AH15
AJ15

AJ19

AA24
AA25
AB24
AB25
AC24
AC25
AD24
AD25
AE25
AE26
AE27
AE28
AE29
F25
G25
H24
H25
J24
J25
K24
K25
L23
L24
L25
M24
M25
N23
N24
N25
P24
P25
R24
R25
R26
R27
T24
T27
T28
T29
U24
U25
V24
V25
U23
W24
W25
K23
Y24
Y25

A6

A23
V5REF_S0

C658
SC10U6D3V5MX-3GP

C376

C408

C423

C764

1D5V_APLL_S0

1
2
IND-1D2UH-5-GP

L35

47mA

PD

TC12

C669

6uA in G3

1
2

1
2

USBPLL=11mA

1D5V_S0

1D5V_S0

C414
SCD1U10V2KX-4GP

1D5V_S0

R585
100R2J-2-GP

R518
100R2J-2-GP

19mA in S0;78mA in S3/S4/S5

C737
SC1U10V2KX-1GP

CH751H-40PT
D29

3D3V_S5

C670
SC1U10V2KX-1GP

CH751H-40PT
D22

3D3V_S0

R509
2
0R0603-PAD
C672

V5REF_S5

2mA

Layout Note:
Place near ICH9

V5REF_S0

2mA

C418

*Within a given well, 5VREF needs to be up before the


corresponding 3.3V rail

PD

1 R258
2
0R0603-PAD

71.ICH9M.00U

ICH9M-GP-NF

VCCGLAN3_3

VCCGLAN1_5
VCCGLAN1_5
VCCGLAN1_5
VCCGLAN1_5

VCCGLANPLL

VCCLAN3_3
VCCLAN3_3

VCCLAN1_05
VCCLAN1_05

VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A

VCCUSBPLL

VCC1_5_A
VCC1_5_A
VCC1_5_A

VCC1_5_A
VCC1_5_A

VCC1_5_A

VCC1_5_A
VCC1_5_A

VCC1_5_A

VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A

VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A

VCCSATAPLL

VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B

V5REF_SUS

V5REF

VCCRTC

U57F

VCCCL3_3
VCCCL3_3

VCCCL1_5

VCCCL1_05

VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3

VCCSUS3_3

VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3

VCCSUS1_5

VCCSUS1_5

VCCSUS1_05
VCCSUS1_05

VCCSUSHDA

VCCHDA

VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3

VCC3_3
VCC3_3
VCC3_3
VCC3_3

VCC3_3

VCC3_3

VCC3_3

V_CPU_IO
V_CPU_IO

VCCDMI
VCCDMI

VCCDMIPLL

VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05

6 OF 6

C370

C390

VccSus1_5[2]

C406

C385

A24
B24

DY

C410

3.3V_1.5V_SUS_HDA

19mA

C402

DY

C374

DY

3D3V_S0

C405

48mA

C403

DY

11mA

C394

C395

3D3V_S5

212mA

3D3V_S5

C407

23mA
1D5V_S0

C413

C754

TC29

1D05V_S0

3D3V_S0

1 R608
0R2J-2-GP

DY

SB

Sheet

D45/D46
18

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PD

Wistron Corporation

1 R606
1D5V_S0
0R2J-2-GP
2

SB

DY 1 R609
0R2J-2-GP
2

3D3V_S5

1 R607
1D5V_S0
0R2J-2-GP

ICH9-M (3 of 4)

3.3V_1.5V_SUS_HDA

3.3V_1.5V_HDA

SC4D7U6D3V3MX-2GP

C404

2mA

Document Number

SCD1U10V2KX-4GP
Date: Friday, March 14, 2008

Size

Title

C401

1D05V_S0

1D05V_S0

C712
SC10U6D3V5MX-3GP

2
1
IND-1D2UH-5-GP
L34

11mA
C755

DY

R285
1
0R0603-PAD

3D3V_S0
R297
1
0R0603-PAD

C716
SCD01U16V2KX-3GP

C389

3D3V_S0
R515
1
0R0603-PAD

C392
SCD1U10V2KX-4GP

C396

1D5V_DMIPLL_ICH_S0

SCD1U10V2KX-4GP

C411

C422

DY

3.3V_1.5V_HDA

TP70 TPAD28

C391

1.634A

VCC3_3=308mA

C388

TP69 TPAD28
TP63 TPAD28

3D3V_ICH_CL_S5

G23 VccSus1_5[3]

G22 VccSus1_05[3]

T1
T2
T3
T4
T5
T6
U6
U7
V6
V7
W6
W7
Y6
Y7
T7

AF1

A18
D16
D17
E22

F18

AD8 VccSus1_5[1]

C398

C412

3D3V_S0

C377

Layout Note: Place near ICH9M

C747
C425
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP

3D3V_VCCPCORE_ICH_S0

AC8 VccSus1_05[1]
F17 VccSus1_05[2]

AJ3

AJ4

B9
F9
G3
G6
J2
J7
K7

AD19
AF20
AG24
AC20

AC10

AJ6

AG29

AB23
AC23

W23 1D05V_DMI_ICH_S0
Y23

R29

A15
B15
C15
D15
E15
F15
L11
L12
L14
L16
L17
L18
M11
M18
P11
P18
T11
T18
U11
U18
V11
V12
V14
V16
V17
V18
1
2

C663

1
2

1
2

RTC_AUX_S5

1
2

1
2

1
2

1
2

1
2

646mA

1
2

1
2

1
2

1
2

1D5V_S0

SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

1
2

1
2
SCD1U10V2KX-4GP
1

VCCP_CORE
PCI

1
2

ST220U6D3VDM-15GP
1
2

ST220U6D3VDM-15GP

1
2
1

1
2
1
2

ST22U6D3VBM-1GP
1
2

1
2
1
2

CORE
VCCPSUS
VCCPUSB

1
2
1

1
2
1
2

1
2

ST22U6D3VBM-1GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP

SC1U10V2KX-1GP

USB CORE

SCD1U10V2KX-4GP
2

ATX

SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

SC1U10V2KX-1GP
2

1
2

SC1U10V2KX-1GP

SC10U6D3V5MX-3GP
SCD1U10V2KX-4GP

ARX

VCCA3GP
1

SCD1U10V2KX-4GP
2

SCD1U10V2KX-4GP

SCD1U10V2KX-4GP
SCD1U10V2KX-4GP

SCD1U10V2KX-4GP
1

SCD1U10V2KX-4GP
1

SCD1U10V2KX-4GP
2

SC2D2U10V3KX-1GP
2

SCD1U10V2KX-4GP
1

SCD1U10V2KX-4GP
2

SCD1U10V2KX-4GP
SCD1U10V2KX-4GP

SCD1U10V2KX-4GP
SCD1U10V2KX-4GP

SC4D7U6D3V3MX-2GP
SC10U6D3V5MX-3GP
2

SCD1U10V2KX-4GP
1

SCD1U10V2KX-4GP
2

SCD1U10V2KX-4GP
SCD1U10V2KX-4GP

SCD1U10V2KX-4GP
SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

SCD022U16V2KX-3GP

SCD022U16V2KX-3GP

GLAN POWER

SC2D2U10V3KX-1GP

SCD1U10V2KX-4GP

AA26
AA27
AA3
AA6
AB1
AA23
AB28
AB29
AB4
AB5
AC17
AC26
AC27
AC3
AD1
AD10
AD12
AD13
AD14
AD17
AD18
AD21
AD28
AD29
AD4
AD5
AD6
AD7
AD9
AE12
AE13
AE14
AE16
AE17
AE2
AE20
AE24
AE3
AE4
AE6
AE9
AF13
AF16
AF18
AF22
AH26
AF26
AF27
AF5
AF7
AF9
AG13
AG16
AG18
AG20
AG23
AG3
AG6
AG9
AH12
AH14
AH17
AH19
AH2
AH22
AH25
AH28
AH5
AH8
AJ12
AJ14
AJ17
AJ8
B11
B14
B17
B2
B20
B23
B5
B8
C26
C27
E11
E14
E18
E2
E21
E24
E5
E8
F16
F28
F29
G12
G14
G18
G21
G24
G26
G27
G8
H2
H23
H28
H29
NCTF TEST PIN:
A1,A2,B1,A28,A29,B29
AH1,AJ1,AJ2,AH29,AJ28,AJ29

71.ICH9M.00U

ICH9M-GP-NF

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

U57E

NCTF_VSS#A1
NCTF_VSS#A2
NCTF_VSS#B1
NCTF_VSS#A29
NCTF_VSS#A28
NCTF_VSS#B29
NCTF_VSS#AJ1
NCTF_VSS#AJ2
NCTF_VSS#AH1
NCTF_VSS#AJ28
NCTF_VSS#AJ29
NCTF_VSS#AH29

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

5 OF 6

A1
A2
B1
A29
A28
B29
AJ1
AJ2
AH1
AJ28
AJ29
AH29

H5
J23
J26
J27
AC22
K28
K29
L13
L15
L2
L26
L27
L5
L7
M12
M13
M14
M15
M16
M17
M23
M28
M29
N11
N12
N13
N14
N15
N16
N17
N18
N26
N27
P12
P13
P14
P15
P16
P17
P2
P23
P28
P29
P4
P7
R11
R12
R13
R14
R15
R16
R17
R18
R28
T12
T13
T14
T15
T16
T17
T23
B26
U12
U13
U14
U15
U16
U17
AD23
U26
U27
U3
V1
V13
V15
V23
V28
V29
V4
V5
W26
W27
W3
Y1
Y28
Y29
Y4
Y5
AG28
AH6
AF2
B25
TP110
TP111
TP122
TP114
TP116
TP121
TP136
TP143
TP133
TP145
TP137
TP134

SMB_CLK

Q13 & Q14 connect SMLINK and


SMBUS in S) for SMBus 2.0
compliance

17,25 SMB_DATA

17,25

3D3V_S5

SMBUS

5V_S0

RN31

3D3V_S0

8
7
6
5
1
2
3
4

SRN4K7J-10-GP

Document Number

Sheet

D45/D46
19

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation

SMBD_ICH 3,12

SMBC_ICH 3,12

ICH9-M (4 of 4)
Date: Friday, March 14, 2008

Size

Title

Q7
2N7002DW-1-GP

EXT

111

011

100

110

100

001

LSB

1111

1110

1001

0001

0000

0000

MSB

111

111

001

000

000

000

+126.375

+25.5

+1.75

+0.5

+0.125

000

1000

1111

100

011

-55.25

-65.000

C96

PM_SLP_S3#

PM_SUS_CLK

17

PWROK

17,25,28,30,34,35,36,37

7,17

3D3V_S5

VCC

GND

U66

74LVC1G08GW-1-GP

R88
49K9R2F-L-GP

GND

U5

VCC

SB

74LVC1G08GW-1-GP

V_DEGREE

R89
4K99R2F-L-GP

32K suspend clock output

V_DEGREE
=(((Degree-72)*0.02)+0.34)*VCC

Setting T8 as
90 Degree

1
2
10R3J-3-GP

*Layout* 30 mil

110

0110

110

-25.5

R90

100

1110

111

-1.125

5V_S0

111

111

1111

111

-0.125

3D3V_S5

SB

C57

C93

C62

5V_S0

SMBD_G792
SMBC_G792

R71
100KR2J-1-GP

R77
10R2J-2-GP
1
2

ALERT#

C63
SC1U10V3ZY-6GP

EC_RST#

19

15
16
18

7
9
11

20

D7
BAS16-1-GP

74.07921.079

DGND
DGND

SGND
SGND
SGND

THERM#
THERM_SET

FAN1
RESET#
FG1
CLK

G7921SF1U-GP

NC#19

ALERT#
SDA
SCL

DXP1
DXP2
DXP3

DVCC

VCC

U8

5
17

8
10
12

13
3

1
2
4
14

R66 D4
10KR2J-3-GP

28 S5_ENABLE

1N4148W-7-F-GP

GND

U6

VCC

DY

R68
2
0R2J-2-GP

R69
1
0R2J-2-GP

3D3V_S0

1 0R2J-2-GP

1 0R2J-2-GP

INTRUDER#

16

G10

D45/D46
Sheet

20

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PD

Wistron Corporation

VGA_G792_N 42

VGA_G792_P 42

H_THERMDC 4

H_THERMDA 4

Thermal/Fan Controllor
Document Number

Date: Friday, March 14, 2008

Size

Title

EC_RST# 28

SC470P50V2KX-3GP
G11

C70

THRM# 17

3.VGA SENSOR

SC2200P50V2KX-2GP

C71

FAN1

Q14
MMBT3904-3-GP

3
2

ACES-CON3-GP-U1

2.System Sensor,
Put between CPU and NB.

PWR_S5_EN 33

SB

2 R78

DY

2 R76

C511
B
SC470P50V3JN-2GP
SC2200P50V2KX-2GP

C92

1.For CPU Sensor

C85
SC2200P50V2KX-2GP

R73
10KR2J-3-GP

G792_DXN3

G792_DXP3

G792_DXP2

(dummy, KBC already delay)

DY

G792_THERM#

ALERT#

Place near chip as close


as possible

3D3V_AUX_S5

74LVC1G08GW-1-GP

G15

FAN1_FG1

FAN1_VCC

*Layout* 15 mil

C465
SC1KP50V2KX-1GP

R383
10KR2J-3-GP

5V_S0

GAP-CLOSE GAP-CLOSE

G14

G792_DXN2
G792_DXN3

G792_THERM#
V_DEGREE

G792_32K

G792_RESET#

C45
SC2200P50V2KX-2GP

DXP1:108 Degree (CPU)


DXP2:H/W Setting 100(System)
DXP3:105 Degree (SYSTEM)

G792_DXP2
G792_DXP3

5V_G792_S0

3D3V_AUX_S5

R86
100KR2J-1-GP

G792_32K

G792_RESET#

PM_SLP_S3# 17,25,28,30,34,35,36,37

28
28

C58

FAN1_VCC

C95
SC4D7U6D3V3KX-GP

*Layout* 15 mil
1

1
2

1
2

Sign

1
2

+127.875

1
2

1
2

1
2
1
2

Digital Output Data Bits

1
2

2
1
2

2
1

1
2
1

1
2

TEMP.

1
2
1
2

2
1

SC4D7U10V5ZY-3GP
2

SC1U16V3ZY-GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP
E

SCD1U16V2ZY-2GP

SSM24PT-GP

D9

5V_S0

2
2

C379

TC10

470R2J-2-GP

R368

62.40009.561

SW-TACT-91-GP

PWR_BUTTON

PWR1

R369
100KR2J-1-GP

3D3V_AUX_S5

LAUNCH BUTTON

KBC_PWRBTN# 28

20.F0885.001

SCD1U16V2ZY-2GP

C443

NP2

1A
2A
3A
4A
5A
6A
7A
8A
9A
10A
11A
12A
13A
14A
15A

S1
S2
S3
S4
S5
S6
S7

NP1

CON44+15P+S7-2GP

SATA_RXN0
SATA_RXP0

CLOSE TO SATA HDD

SCD01U25V2KX-3GP C725 1
SCD01U25V2KX-3GP C717 1

16 SATA_RXN0_C
16 SATA_RXP0_C

46

2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

45

3
4
5
6
7
8
NP1
NP2

1
2

62.40018.351

SW-SLIDE61-GP-U

WB1

5V_S0

DY

D20

SCD01U25V2KX-3GP
SCD01U25V2KX-3GP

C529

C559 2
C557 2

TC19

1
1

WIRELESS_BTN# 28

SCD1U16V2ZY-2GP

C432

10KR2J-3-GP

R342

3D3V_S0

TP92
R458

SATA_RXN1
SATA_RXP1

ODD1

NP2

NP1

SKT-SATA7P+6P-14-GP-U1

ODD_DP P1
P2
P3
ODD_MD P4
P5
P6
9

S1
S2
S3
S4
S5
S6
S7

ODD Connector

16 SATA_TXP1
16 SATA_TXN1

WIRELESS BUTTON

16 SATA_RXN1_C
16 SATA_RXP1_C

CLOSE TO ODD

1
2

K
A

1
2

16 SATA_TXP0
16 SATA_TXN0

SATA1

1
2

SCD1U16V2ZY-2GP
1

SC10U10V5ZY-1GP

SSM24PT-GP

SCD1U16V2ZY-2GP

SC10U10V5ZY-1GP

1
2

SATA HD Connector

10KR2J-3-GP

Sheet

D45/D46

21

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PD

Wistron Corporation
HDD / CDROM / LAUNCH
Document Number
Date: Friday, March 14, 2008

Size

Title

ZZZZ

C446

SCD1U16V2ZY-2GP

3D3V_S0

R373

GND
EN
OUT
IN#1

16,29
ACZ_SYNC
16 ACZ_SDATAIN1
16,29 ACZ_RST#

GND

OUT#8
OUT#7
OUT#6

4
3
2
1

C537

R374
10KR2J-3-GP

3D3V_BT_S0

1
2ACSDATAIN1_A
ACZ_RST#
R538 39R2J-L-GP

C689
SC22P50V2JN-4GP

ACZ_SYNC

DY

C539

17
USBPP5
17
USBPN5
25 WIFI_BUSY
28 BLUETOOTH_EN
25
BT_BUSY

3D3V_BT_S0

8
7
6

ACZ_SDATAOUT

74.00545.A79

G5281RC1U-GP
74.05281.093

IN#5
IN#6
IN#7
IN#8
GND

U26

DY

OC#
EN/EN#

IN#3
IN#2

G545A2P8U-GP

0R3-0-U-GP

5
4

3
2

16,29 ACZ_SDATAOUT

5
6
7
8
9

Bluetooth

17 USB_OC#0
28 USB_PWR_EN#

1
2

1
2

SCD1U16V2ZY-2GP

2
1

1
2
1

3
5
7
9
11
16

13
1
4
6
8
10
12
18
17
NP2

NP1
14
15
2

SC220P50V2JN-3GP

EC74

PD

17

17

C699

C700

R539

BLUETOOTH_EN 28

TYCO-CONN12A-4-GP

MDC1

BLUETOOTH1

change BT cable

10

2
3
4
5
6
7
8

PD

TC20
ST100U10VCM-GP

ACES-CON8-4-GP-U

EC96

5V_USB1_S3

MDC

1
2

100 mil

2
1

U42

1
2

1
2

C533

SC4D7U10V5ZY-3GP
2

C690
DUMMY-C2

USBPP0

USBPN0

DY

DY

ACZ_BTCLK_MDC 16

3D3V_S5

EC129
SC5P50V2CN-2GP

1 R466
2
0R0402-PAD

EC128
SC5P50V2CN-2GP

1 R464
2
0R0402-PAD

NP2
9

4A

3A

2A

1A

SC4D7U10V5ZY-3GP

Sheet

D45/D46

22

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PD

Wistron Corporation

SATA_RXP5_C 16
SATA_RXN5_C 16

USB / MDC / BLUETOOTH


Document Number

Date: Friday, March 14, 2008

Size

Title

ZZZZ

eSATA/USB

SATA_TXN5 16
SATA_TXP5 16

2SCD01U25V2KX-3GP
2SCD01U25V2KX-3GP

CLOSE TO E-SATA CONNECTOR

SATA_TXN5
SATA_TXP5

SKT-SATA+USB11P-2-GP

11

1
2
3
4
5
6
7

SATA_RXP5 C553 1
SATA_RXN5 C556 1

17

USB_OC#2

10

17
17

5V_S5

SCD1U16V2ZY-2GP

C450

PD USE 22.10218.Z71

USB_0+

USB_0-

17
17

USBPN3
USBPP3
USBPN4
USBPP4

ESATA1

17
17

USBPN2
USBPP2

USB_PWR_EN#

8
NP1

5V_USB1_S3

20.K0261.020

ACES-CON20-2-GP

22

2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

USBCN1
21

USB BOARD CONN

1
2

5V_S5

1
2
1
2

SCD1U16V2ZY-2GP
2

SC1KP50V2KX-1GP
SC4D7U10V5ZY-3GP
100KR2J-1-GP

MDIP2
MDIN2

MDIP3
MDIN3

24
24

24
24

G9

17 PCIE_TXP1
17 PCIE_TXN1
3 CLK_PCIE_LAN
3 CLK_PCIE_LAN#
17 PCIE_RXP1
17 PCIE_RXN1

A
B
GND

C52

C48

VCC
DC
ORG
GND

8
7
6
5

1 R56
2
0R0402-PAD

82.30020.851

SROUT12
AVDD33
MDIP0
MDIN0
FB12
MDIP1
MDIN1
AVDD12
MDIP2
MDIN2
AVDD12
MDIP3
MDIN3
AVDD12
NC#15
VDD33

U7

PCIE_WAKE#_R
LAN_PERSTB
PCIE_TXP1
PCIE_TXN1
CLK_PCIE_LAN
CLK_PCIE_LAN#
PCIE_RXP1
PCIE_RXN1

RTL8111C-VB-GR-GP

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

C98

VDD33

PD

3D3V_S0

X1
XTAL-25MHZ-102-GP

2K49R2F-GP

R59

CTRL18
AVDD33
MDIP0
MDIN0
AVDD18/FB12
MDIP1
MDIN1
AVDD18
MDIP2
MDIN2
AVDD18
MDIP3
MDIN3
AVDD18
DVDD15
VDD33

VCC

PD

NC7S08M5X-NL-GP

SC15P50V2JN-2-GP

47R2J-2-GP

R70

U4

SB

1
2
3

AT93C46DN-SH-B-GP

CS
SK
DI
DO

U9

DY

SC15P50V2JN-2-GP

1
2
3
4

GAP-CLOSE-PWR

MDIP1
MDIN1

24
24

AGND

MDIP0
MDIN0

24
24

LAN_EECS
LAN_EESK
LAN_EEDI
LAN_EEDO

R63
0R2J-2-GP

DY

R82
10KR2J-3-GP

17,25,26 PCIE_WAKE#

8101E REMOVE
8111B REMOVE
8111C STUFF

VDD33

R85
3K6R3-GP

VDD33

17,25,41 PCIRST1#

DY

ACT_LED#
LINK100
LINK1G

C61
C64
2
2

1
1

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

EESK
EEDI/AUX
VDD33
EEDO
EECS
DVDD12
NC#42
NC#41
NC#40
NC#39
DVDD12
VDD33
ISOLATE#
NC#35
NC#34
CLKREQB

48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33

24
24
24

8101E mount 2K
8111B,8111C mount 2.49k

3D3V_S5

1 R49

R52

2 0R2J-2-GP

60 ~ 100 mils

R84
15KR2F-GP

SB

2
GAP-CLOSE-PWR

G12

PD

FB12

VDD33

SB

IND-4D7UH-113-GP

L1

Only For 8111C


Closing chip pin1
CTRL18

C83

SCD1U16V2ZY-2GP

C79

C42

C34

40 mils

DY

C38

DY

Only For 8111C

0R3-0-U-GP

FB12
R39

SCD1U16V2ZY-2GP

C76

C41

AVDD18
C27

AVDD18

SCD1U16V2ZY-2GP

C72

20 mils

EVDD18
C51

C56

C49

C68

40 mils
C73

C74

DVDD15
C75

DY

C66
SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

Date: Friday, March 14, 2008

C53

DY

D45/D46Sheet

23

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

C36

PD

Wistron Corporation
LAN RTL8111C
Document Number

C60

They are for U5 DVDD15


pin-15,21,32,33,38,41,43,49,52 and 58

R48
0R3-0-U-GP

C40

They are for U5 EVDD18


pin-22 and 28

SCD1U16V2ZY-2GP

Size

Title

ZZZZ

R47
0R3-0-U-GP

C39

40 mils

They are for U5 AVDD18


pin-5,8,11 and 14

They are for U5 VDD33


pin-16,37,46 and 53

SCD1U16V2ZY-2GP

C37

VDD33

SCD1U16V2ZY-2GP
PD

C43

They are for U5 AVDD33


pin-2 and 59

SCD1U16V2ZY-2GP

C50

20 mils

AVDD33

PD

SCD1U16V2ZY-2GP

C88

0R0603-PAD

R43

SCD1U16V2ZY-2GP

Layout - 1:0.1u first,2: 22u,3:D33

SB

GAP-CLOSE-PWR

G13

3D3V_LAN_S5

SC22U6D3V5MX-L2GP

3D3V_LAN_S5

C30
D3 0R3-0-U-GP
MMPZ5226BPT-GP
SC22U6D3V5MX-L2GP
SCD1U16V2ZY-2GP
DY
C47

R83
1KR2J-1-GP

3D3V_S0

AVDD18/FB12

CTRL15/VDD33

DVDD15
VDD33
ISOLATE#

DVDD15

LAN_EESK
LAN_EEDI
VDD33
LAN_EEDO
LAN_EECS
DVDD15

PD USE 71.08111.E03

EEPROM LED OPTION USE '01'


(DEFINED IN SPEC)
=> LED0 : ACT
=> LED1 : LINK
(BOTH 10/100 AND GIGA CHIP)

LAN_PERSTB

2
1
1
2

10KR2J-3-GP
2

LINK1G
VDD33
DVDD15

1
2

1
2
1

DVDD15

RTL_RSET_1
CTRL15/VDD33
GVDD
LAN_X2
LAN_X1
AVDD33
DVDD15
ACT_LED#
LINK100
DVDD15
EVDD18

1
2
1
2

1
2

R61

SC22U6D3V5MX-L2GP

1
2

1
2
1
2

65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
AGND

1
2

2
1
2

1
2

2
1
2

GND
RSET
VDDSR
ENSR
CKTAL2
CKTAL1
AVDD33
AVDD12
LED0
LED1
LED2
LED3
VDD33
DVDD12
OGPIO
IGPIO
DVDD12

NC#17
NC#18
LANWAKE#
PERST#
DVDD12
EVDD12
HSIP
HSIN
EGND
REFCLK_P
REFCLK_N
EVDD12
HSOP
HSON
EGND
DVDD12

17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
EVDD18
PCIE_RXP1_1
PCIE_RXN1_1
AGND
DVDD15

1
2

1
2
1
2

1
2

3D3V_S0

SCD1U16V2ZY-2GP

1
2

1
2

2
SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

1
2

SCD1U16V2ZY-2GP
1

1
2
1
2

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP
2

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

C14

C16

CT

C13

C15

23
23

23
23

MCT4
MCT3
MCT2
MCT1

RN3

4
9
10
3

MCT3
MCT4

CT
CT
CT
CT

TD+
TD-

4
9
10
3

MCT1
MCT2

CT
CT
CT
CT

TD+
TD-

XFORM-230-GP

RX+
RX-

RD+
RD-

TX+
TX-

XFORM-230-GP

RX+
RX-

RD+
RD-

TX+
TX-

RJ45_3
RJ45_6

MDIP1
MDIN1

1
2
12
11

RJ45_1
RJ45_2

8
7

12
11

MDIP3
MDIN3

1
2
RJ45_7
RJ45_8

RJ45_4
RJ45_5

8
7

8
7
6
5

LAN_TERMINAL
C6

SB

SC1KP3KV8KX-GP

1000Mbps Lan Transformer

5
6

MDIP0
MDIN0

XF2

5
6

MDIP2
MDIN2

SRN75J-1-GP

1
2
3
4

MDIP0
MDIN0

MDIP2
MDIN2

XF1

MDIP1
MDIN1

MDIP3
MDIN3

23
23

23
23

1
R347

1
R367

ETY-CON2-10-GP
20.F0984.002

MDC2

DY

EC69
SC1KP50V2JN-2GP

3D3V_LAN_S5

MDC_RING_L

MDC_TIP_L

DY

2
HFB1608VF-102-GP

EML1

RJ2

Sheet

D45/D46

24

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PD

Wistron Corporation

62.10044.201

SB

22.10277.021

RJ11-10-GP

NP2

1
2

NP1

RJ1

RJ45-125-GP-U1

LAN Connector
Document Number

Date: Friday, March 14, 2008

Size

Title

DY

B2
10

2
3
4
5
6
7
8
B1

RJ45_2
RJ45_3
RJ45_4
RJ45_5
RJ45_6
RJ45_7
RJ45_8
CONN_PWR_2
ACT_LED#

9
A1
A2
A3
1

LINK100
CONN_PWR_1
LINK1G
RJ45_1

EC62
SC1KP50V2JN-2GP

ZZZZ

MDC_RING

MDC_TIP

ACT_LED#

LINK1G

23

23

LINK100

23

HFB1608VF-102-GP

EML2

EC68
SC1KP50V2JN-2GP

LINK100
LINK1G

2 CONN_PWR_2
470R2J-2-GP

2 CONN_PWR_1
470R2J-2-GP

1.route on bottom as differential pairs.


2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3.No vias, No 90 degree bends.
4.pairs must be equal lengths.
5.6mil trace width,12mil separation.
6.36mil between pairs and any other trace.
7.Must not cross ground moat,except
RJ-45 moat.

1
2

Lan Conn

1
2

1
2

SCD01U16V2KX-3GP

SCD01U16V2KX-3GP

SCD01U16V2KX-3GP

SCD01U16V2KX-3GP

C_LINK_CLK
C_LINK_DAT
C_LINK_RST

22
22

PD

PD

R654 0R2J-2-GP
2
DY
R655 0R2J-2-GP
2
DY
R656 0R2J-2-GP
2

DY

28
28
WIRELESS_EN

3D3V_S5

SIM_CCRST

WWAN_MIC1N
WWAN_SPK1P
SIM_CCVCC
SIM_CCIO

SB

DY

R402
10KR2J-3-GP

C369
SC15P50V2JN-2-GP
28 WWAN_EN

SIM_CCCLK

TP85
TP83

SB

WLANPW

G122 GAP-CLOSE-PWR
1
2

1D5V_S0

FOR MINICARD 1.2 SPEC

DY

3D3V_S5

GAP-CLOSE-PWR G120
1

Check power trace

42
44
46

3
5
8
10
12
14
16
17
19
20
37
39
41
43
45
47
49
51

24

52

28
48

E51_RxD
E51_TxD

BT_BUSY
WIFI_BUSY

PD

LED_WWAN#
LED_WLAN#
LED_WPAN#

42
44
46

3
5
8
10
12
14
16
17
19
20
37
39
41
43
45
47
49
51

24

52

28
48

GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND

WAKE#
CLKREQ#
PERST#

SMB_CLK
SMB_DATA

USB_DUSB_D+

PETN0
PETP0

PERN0
PERP0

REFCLK+
REFCLK-

WWAN_MIC1P
WWAN_SPK1N
PLT_RST1#_WWAN

1
7
22
4
9
15
18
21
26
27
29
34
35
40
50
53
54
C493

SMB_CLK
SMB_DATA

TP84

DY

TC14

C458

C480

1D5V_S0

C469

WLANPW

SIM_CCRST

C804
SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

DY DY

C727

17
17

SIM_CCIO

SIM

D5
FTZ6D8E-GP

SIM_CCVCC

SIM_CCVCC

SIM

C720

3D3V_S0

SIM
R380

SIM

10KR2J-3-GP

C457
SC4D7U6D3V3KX-GP

C839
SC15P50V2JN-2-GP

C844
DY

PD

C849

SIM_CCIO

1
2
3
5
6
7
8
9
10
NP1
NP2

VCC
RST
CLK
GND
VPP
I/O
GND
GND
CD
NP1
NP2

SIM1

17,20,28,30,34,35,36,37

CARD-PUSH-7P-GP-U2

SIM_DET

R493

TP100

PM_SLP_S3#

2PLT_RST1#_577
CPPE#
CPUSB#
0R0402-PAD
PERST#
1

C635
SCD1U16V2ZY-2GP

3D3V_S0

6
10
9
8
20

C364

C363

C358

C360

17,23,26 PCIE_WAKE#

17
17

PCIE_TXP4
PCIE_TXN4
PCIE_RXP4
PCIE_RXN4

17
17

NEWCARD_OC#

3_3VIN
3_3VOUT
1_5VOUT
1_5VIN
NC#16

USBPP10
USBPN10

1D5V_S0

SMB_DATA
SMB_CLK
CONN_TP2
CONN_TP3
CPUSB#

PERST#
0R2J-2-GP

PD

RN58

3
4

CPPE#
CPUSB#

D45/D46
Sheet

25

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PD

Wistron Corporation

2
1

Mini Card/New Card


Document Number

DY

C637
SCD1U16V2ZY-2GP

SRN10KJ-5-GP

3D3V_S5

3D3V_S0
3D3V_NEW_S0
1D5V_NEW_S0
1D5V_S0

3D3V_NEW_S5

3D3V_S5

CARDBUS26P-7GP
62.10024.861

NEWCARD1

C633
SCD1U16V2ZY-2GP

1D5V_NEW_S0
C642
SCD1U16V2ZY-2GP

1
NP1
27

28
NP2
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2

Newcard Head

CPPE#
CONN_CLKREQ#

C359
SCD1U16V2ZY-2GP

Date: Monday, March 24, 2008

Size

Title

ZZZZ

4
5
13
14
16

TP55
TP54

R728

17,19 SMB_DATA
17,19 SMB_CLK

TP101

3 CLK_PCIE_NEW
3 CLK_PCIE_NEW#

17
17

Place them Near to Chip

G577BR91U-GP

SYSRST#
CPPE#
CPUSB#
PERST#
SHDN#

U50

1D5V_NEW_S0

SCD1U16V2ZY-2GP

C361

3D3V_NEW_S0

3D3V_NEW_S5

C643
SCD1U16V2ZY-2GP

3D3V_NEW_S0

DY

C847

USBPP10

PCIE_RXP4

PCIE_TXP4

SMB_CLK

C846
DY

17,28,34,35 PM_SLP_S4#

PLT_RST1#

2
CARDBUS2P-15-GP
21.H0146.001

SKT1

EC50
SC22P50V2JN-4GP

17,23,41

C845
DY

Newcard Frame

SIM_CCRST
SIM_CCCLK

7,17,26,27,28

DY

CLK_PCIE_NEW

CLK_PCIE_NEW#

C848
DY

C843
DY

PCIRST1#

C634

1D5V_S0 3D3V_S5

C688

DY
C838
SC15P50V2JN-2-GP

PD

DY

C842
DY

PCIE_RXN4

PCIE_TXN4

USBPN10

1 R547
2
0R0402-PAD

17
17

17
17

CLK_PCIE_MINI2

C461
SCD01U16V2KX-3GP

C805

DY

C652

3D3V_S5

PD

TP129
TP128

USBPN8
USBPP8

PCIE_TXN3
PCIE_TXP3

PCIE_RXN3
PCIE_RXP3

CLK_PCIE_MINI1 3
CLK_PCIE_MINI1# 3

MINI_WAKE#
MINI_REQ#
PLT_RST1#_WLAN

SMB_CLK
SMB_DATA

CLK_PCIE_MINI2#
TP82
PLT_RST1#

C803

4
9
15
18
21
26
27
29
34
35
40
50
53
54

1
7
22

30
32

36
38

31
33

23
25

13
11

SIM_CCCLK

R652
DUMMY-R2

GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND

WAKE#
CLKREQ#
PERST#

3D3V_S0

1
2
R396
0R0402-PAD

17
17

17
17

PCIE_TXN2
PCIE_TXP2
USBPN9
USBPP9

17
17

PCIE_RXN2
PCIE_RXP2

CLK_PCIE_MINI2 3
CLK_PCIE_MINI2# 3

30
32

36
38

31
33

23
25

13
11

USB_DUSB_D+

PETN0
PETP0

PERN0
PERP0

REFCLK+
REFCLK-

SMB_CLK
SMB_DATA

SKT-MINI52P-5-GP-U

LED_WWAN#
LED_WLAN#
LED_WPAN#

RESERVED#3
RESERVED#5
RESERVED#8
RESERVED#10
RESERVED#12
RESERVED#14
RESERVED#16
RESERVED#17
RESERVED#19
RESERVED#20
RESERVED#37
RESERVED#39
RESERVED#41
RESERVED#43
RESERVED#45
RESERVED#47
RESERVED#49
RESERVED#51

+3.3VAUX

+3.3V

+1.5V
+1.5V

3.3V

1.5V

WLAN1

(ROBISON RESERVE)

TP120
TP119
TP118

5V_AUX_S5

1C_LINK_CLK_1
1C_LINK_DAT_1
1C_LINK_RST_1

E51_RxD
E51_TxD

BT_BUSY
WIFI_BUSY

SKT-MINI52P-5-GP-U

LED_WWAN#
LED_WLAN#
LED_WPAN#

RESERVED#3
RESERVED#5
RESERVED#8
RESERVED#10
RESERVED#12
RESERVED#14
RESERVED#16
RESERVED#17
RESERVED#19
RESERVED#20
RESERVED#37
RESERVED#39
RESERVED#41
RESERVED#43
RESERVED#45
RESERVED#47
RESERVED#49
RESERVED#51

+3.3VAUX

+3.3V

+1.5V
+1.5V

3.3V

1.5V

WWAN1

WWAN Connector

17 C_LINK_CLK
17 C_LINK_DAT
17 C_LINK_RST

28 WIRELESS_EN

DY

R557
10KR2J-3-GP

1
2

SC15P50V2JN-2-GP

SC15P50V2JN-2-GP

1D5V_S0

1
2

2
1

1
2

1
2

Mini Card Connector

ST100U10VCM-GP

NP1
NP2
NP1
NP2

1
2

1
2
1
2

1
2

1
2

NP1
NP2

NP1
NP2

1
2
1

1
2
1
2

SCD1U16V2ZY-2GP

2
3

1
2
4

1
1
2

1
5

1
2
1
2

SC15P50V2JN-2-GP

1
2

2
SC15P50V2JN-2-GP

SC15P50V2JN-2-GP

1
2
1
2

2
1
2

SC15P50V2JN-2-GP

1
2

SC15P50V2JN-2-GP
SC15P50V2JN-2-GP

1
2
1
2

1
2
1

1
2

1
2
1
2

2
3
12
11
17
15
3_3VIN
3_3VOUT
1_5VIN
1_5VOUT
AUXIN
AUXOUT
STBY#
RCLKEN
OC#
GND

2
1
2

GND

SC10U10V5ZY-1GP

1
18
19
21

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SC10U10V5ZY-1GP

SCD1U16V2ZY-2GP

SC10U10V5ZY-1GP

SC10U10V5ZY-1GP
SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SC10U10V5ZY-1GP

SC10U10V5ZY-1GP

3D3V_S0

MDIO3
MDIO2
MDIO1
MDIO0

XIN
XOUT
MDIO7
MDIO6
MDIO5
MDIO4

C746

C789

XIN

L41 2
1
BLM15BB121SN-GP

49

37
38
39
40
41
42
43
44
45
46
47
48

R727

JMB380

C787

C788

TCPS
MDIC13
MDIC14
CR1_LEDN_GPIO0
DV33
DV33
DV18
CR1_PCTLN_GPIO1
CR1_CD0N_GPIO2
CR1_CD1N_GPIO3
SEECLK
SEEDAT

MDIO5

200KR2J-L1-GP
1

1
R634 2

R595 2

1 R738
2
22R2J-2-GP

PCIE_RXP5_C
PCIE_RXN5_C

24
23
22
21
20
19
18
17
16
15
14
13
CR1_PCTLN
CR1_CD0N
CR1_CD1N

MDIO13
MDIO14

DVDD18
A

RB751V-40-2-GP

D40

DY

402KR2F-GP

R658

3D3V_S0

R726

JMB385 CHANGE 400 K OHM TO 0 OHM

MDIO5_R

MDIO14

MDIO12

17
17

CR1_CD0N

2SCD1U10V2KX-5GP
2SCD1U10V2KX-5GP

PCIE_TXN5
PCIE_TXP5

C786 1
C783 1
PCIE_RXP5 17
PCIE_RXN5 17

R592 2

4K7R2F-GP
1

DY

PD

DY

C840
SC100P50V2JN-3GP

CR1_CD1N

10KR2J-3-GP
1
10KR2J-3-GP
1

C771
1

DY

MDIO0

R626
2
0R3-0-U-GP

CR1_PCTLN

3D3V_S0

2
0R3-0-U-GP

DY

DLW21HN900SQ2LGP

L42

C808
DY

MDIO1

C809DY

MDIO2

DY

C778

R593
2
0R0603-PAD
C775

1
R651

C810DY

MDIO3

CR1_CD0N

DY

MDIO6

6
14

2
1
19
17

PD

C811DY

MDIO4

20
21
2
0R2J-2-GP
NP1
NP2
NP3

MDIO5_R
MDIO4

MDIO0
MDIO1
MDIO2
MDIO3

9
16

SD_WP_SW
SD_CD_SW

SD_CLK
SD_CMD

SD_DAT0
SD_DAT1
SD_DAT2
SD_DAT3

SD_VCC
MS_VCC

CARD1

C812DY

CR1_CD1N

20.I0033.011

22
23

3
11
4
18

5
12
15

8
7
10
13

Date:

C814

1
R636

PD
47

26

Rev
Sheet

Document Number
of

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation

CR1_CD0N
0R2J-2-GP

USB Card Reader JM380

MS / MS PRO
SD / MMC

Monday, March 24, 2008

Size
Custom

Title

C813DY

MDIO0
MDIO1
MDIO2
MDIO3

1394

MDIO4
CR1_CD1N
MDIO5_R

1
5

6
4
3
2

SKT-1394-4P-35-GP-U1

MDIO5_R

GND
GND

SD_GND
SD_GND
MS_GND
MS_GND

MS_BS
MS_INS
MS_SCLK

MS_DATA0
MS_DATA1
MS_DATA2
MS_DATA3

C782

MEMCARD-21P-1-GP-U

NP1
NP2
NP3

TPB0-

TPA0+
TPA0TPB0+

Place L40, L42close to SK1

3D3V_CARD

30mil Trace

DY

PD

C777

C790

Q24
AO3403-GP

SCD1U16V2ZY-2GP
SC1U10V3ZY-6GP
SCD1U16V2ZY-2GP

C781

3D3V_CARD

DY

R648
1KR2-N5

1
R622

L40

R621
2

R629
2
0R3-0-U-GP

0R3-0-U-GP

DLW21HN900SQ2LGP

For SD/MS Card Power

56R2F-1-GP

C841
SC100P50V2JN-3GP

2R611 MDIO13

2R605 MDIO6

MDIO7

CR1_CD1N

CR1_CD0N

17,23,25

C772

R623
1

R630
56R2F-1-GP

PCIE_WAKE#

R650 1 10KR2J-3-GP
2

R591 2

3D3V_CARD

56R2F-1-GP

R631

SC220P50V2KX-3DLGP

4K7R2F-GP
1

3D3V_S0

56R2F-1-GP

R615

R628
5K11R2F-L1-GP

DY 0R2J-2-GP

PUT UP ALL
COMPONENT ON
0 OHM IF CHIP
IS JMB385

TPBIAS0
TPA0P
TPA0N
TPB0P
TPB0N

CLOSE TO CHIP

USE 71.00380.003

C773

POWER TRACE >40 MIL

200KR2J-L1-GP

R594
8K2R2F-1-GP

0R2J-2-GP

SC20P50V2JN-1GP

JMB380

C791

APVDD
C769

C744

JMB380-QGAZ0A-GP

GND

DV18
TXIN/TOSC
TXOUT
MDIO7
MDIO6
MDIO5
MDIO4
DV33
MDIO3
MDIO2
MDIO1
MDIO0

U64

JMB380

R632
12KR2J-L-GP

X-24D576MHZ-63GP

X6

21MR2F-GP XOUT

JMB380

R635
1

3 CLK_PCIE_CARD#
3 CLK_PCIE_CARD

JMB380

C745

PLT_RST1#

3D3V_S0

DVDD18

SC20P50V2JN-1GP

JMB385

7,17,25,27,28

10KR2J-3-GP

R662
1

DVDD18

PD

APVDD

C766

TREXT
TPBIAS0
TPA0P
TPA0N
TPB0P
TPB0N
TAV33

1
2

XRST#
XTEST
APCLKN
APCLKP
APVDD
APGND
APREXT
APRXP
APRXN
APV18
APTXN
APTXP

1
2
3
4
5
6
7
8
9
10
11
12

C763

MDIO12

36
35
34
33
32
31
30
29
28
27
26
25

TREXT
TPBIAS_1
TPA1P
TPA1N
TPB1P
TPB1N
TAV33
MDIO8
MDIO9
MDIO10
MDIO11
MDIO12

1
2

1
2

1
2

1
2

R633 2 TAV33
0R0603-PAD

SC15P50V2JN-2-GP

1
2

APVDD

C768

1
2

3D3V_S0

1
2

4
SC15P50V2JN-2-GP

POWER TRACE >40 MIL

Close to Pin 18,19

1
2

1
2

2
1
2

1
2

G
1
2

SC15P50V2JN-2-GP

2
3
1
1
2

1
4

SC15P50V2JN-2-GP

1
2
1

SCD1U10V2KX-4GP
2

SCD1U10V2KX-4GP
SC15P50V2JN-2-GP

SC10U10V5KX-2GP
2

SCD1U10V2KX-4GP
1

SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
2

SCD1U10V2KX-4GP
SC1KP50V2JN-2GP
SC15P50V2JN-2-GP

SC10U10V5KX-2GP
SCD1U10V2KX-4GP

SCD1U10V2KX-4GP
G
SCD1U10V2KX-4GP

SC15P50V2JN-2-GP

SCD33U10V3KX-3GP
D
SC10U10V5KX-2GP

4,16

H_INIT#

FWHINIT

KCOL4

KCOL5
KCOL7
KROW8
KROW7
KROW6
KROW5
KROW4
KROW3
KROW2
KROW1
KCOL2
KCOL3
KCOL6
KCOL8
KCOL9
KCOL10
KCOL11
KCOL13
KCOL14
KCOL15
KCOL16
KCOL1
KCOL12
KCOL17
KCOL18

2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

28,40

ACES-CON26-GP-U
20.K0204.026

KB1

LPC_LAD3
LPC_LAD2
LPC_LAD1
LPC_LAD0
EXT_FWH#

FWH_INIT#

PCLK_FWH

PLT_RST1#
LPC_LFRAME#

3D3V_S0

2N7002-11-GP

Q15
D

FWH_INIT#

3D3V_S0
1D05V_S0

TP123

PCLK_FWH

RN59
SRN10KJ-5-GP

7,17,25,26,28 PLT_RST1#
16,28 LPC_LFRAME#

28

27

28,40

TP35
TP34

5V_S0

A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15

U19

FOX-GF30
ZZ.GF030.XXX

A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15

B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15

5V_S0

C681

B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15

SCD1U16V2ZY-2GP

DY

DY

C677

SC10U10V5ZY-1GP

DY

C707

3D3V_S0

3D3V_S0

LPC_LAD3
LPC_LAD2
LPC_LAD1
LPC_LAD0
EXT_FWH#

FWH_INIT#

PCLK_FWH

PLT_RST1#
LPC_LFRAME#

LPC_LAD[0..3]

GOLDEN FINGER FOR DEBUG BOARD

3
4

16,28

(B15)

26

(BOTTOM VIEW)

A1

(B14)

(B2)

A14

A2

(B1)

A15

TOP VIEW

LPC_LAD[0..3]

....

28
28

EC88
SC33P50V2JN-3GP

EC87
SC33P50V2JN-3GP

12

LEFT#

2
3
4
5
6
7
8
9
10
11
12

TPAD1

C495
SCD1U16V2ZY-2GP

ACES-CON12-4-GP-U

RIGHT#

5V_S0

14

13

C496
SC1U10V2KX-1GP

LEFT#

ETY-CON2-5-GP-U
20.D0196.102

COVER1
1

R6

SW2

LID_CLOSE#

Date: Tuesday, March 25, 2008

Document Number
Sheet

D45/D46

27

KeyBoard/TPAD/Debug
of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

28

Wistron Corporation

SCD22U16V3KX-2-GP

C2

RIGHT#

DY

R323
10KR2J-3-GP

5V_S0

10KR2J-3-GP

R7

3D3V_AUX_S5

SW-TACT-91-GP
62.40009.561

2
100R2F-L1-GP-U

Size
Custom

Title

ZZZZ

COVER_SW

COVER SWITCH

SW-TACT-91-GP
62.40009.561

SW1

DY

R325
10KR2J-3-GP

5V_S0

15'' TOUCHPAD BUTTON SWITCH

Touch Pad the same as Y40/Y41/Y45/Y46

TPDATA
TPCLK

RN47
SRN10KJ-5-GP

5V_S0

TouchPad Connector

1
2

KCOL[1..18]

1
2

....

3
4
1
2

1
2

KROW[1..8]

1
2

2
1

1
2

1
2
1
2

2
1
1
2

1
2
1
2

Internal KeyBoard Connector

SCD1U16V2ZY-2GP

3D3V_S0

THER_SDA

THER_SCL

TP146
TP142
TPAD28
TPAD28

R405 2

R407

DY

5V_AUX_S5

E51_TxD

E51_TxD

E51_RxD

SCD1U16V2ZY-2GP

PLT_RST1#

1
R400

DY

2PCLK_KBC_RC

R399
0R2J-2-GP

C484

2PLT_RST1#_1
100R2J-2-GP

S5_ENABLE

4
3
2
1

E51_TxD
E51_RxD

SB_ECSCI#

ECSWI#

17

3D3V_S0

25
25

21 WIRELESS_BTN#
14 WLAN_TEST_LED#

17

SRN10KJ-6-GP

SMBC_G792 20
SMBD_G792 20

5
6
7
8

RN8

20 S5_ENABLE

NUM_LED#

ATI_BL_ON

22 BLUETOOTH_EN

14

38,39 BAT_SDA
38,39 BAT_SCL

42

16,27 LPC_LFRAME#
16,27 LPC_LAD0
16,27 LPC_LAD1
16,27 LPC_LAD2
16,27 LPC_LAD3
17 INT_SERIRQ
17 PM_CLKRUN#
16
KBRCIN#
16
KA20GATE

R100
4K7R2J-2-GP

BATTERY----->

THERMAL----->

DY

C483

SC4D7P50V2CN-1GP

PCLK_KBC

SCD1U16V2ZY-2GP

C301,C295 colse to Pin VDD

Q4
2N7002DW-1-GP

7,17,25,26,27

THER_SCL
THER_SDA

DY

R406 2

DY

FOR KBC DEBUG

10KR2J-3-GP

4K7R2J-2-GP

10KR2J-3-GP

3D3V_S0

BAT_SCL
BAT_SDA

8
7
6
5

1
2
3
4

TP81

84
83
82
91

81

68
67
69
70

2
3

5
4

SER/IR

ECSWI#_KBC

ECSCI#_KBC

VCORF

GPIO16
GPIO34
GPIO36/TB3

GPO83/SOUT_CR/BADDR1
GPIO87/SIN_CR
GPO84/BADDR0

SPI

SP

SMB

LPC

GPIO77/SPI_DI
GPIO76/SPI_DO/SHBM
GPIO75/SPI_CLK
GPIO81

GPIO66/G_PWM

GPIO74/SDA2
GPIO73/SCL2
GPIO22/SDA1
GPIO17/SCL1

3D3V_S0

KBC_AVCC

GPIO10/LPCPD#
LRESET#
LCLK
LFRAME#
LAD0
LAD1
LAD2
LAD3
SERIRQ
GPIO11/CLKRUN#
KBRST#
GA20
ECSCI#/GPIO54
GPIO65/SMI#
GPIO67/PWUREQ#

SDM03MT40A-7-F-GP

D6

C488
SCD1U16V2ZY-2GP

44

114
14
15

E51_TxD 111
E51_RxD 113
CCD_ON 112

VCORF

THER_SDA
THER_SCL

124
7
2
3
126
127
128
1
125
8
122
121
29
9
123

BAT_IN#

ECSCI#_KBC
ATI_BL_ON
ECSWI#_KBC

39

C492

C494

1
2
BLM11P600S

L20

GPIO

D/A

A/D
KBC_MATRIX1
KBC_MATRIX0

1
2

1
38

C498

2 R398
1
10KR2J-3-GP

CHG_ON#

DY

2 R410
1
10KR2J-3-GP

3D3V_AUX_S5

C485

ATI_BL_ON

USB_PWR_EN#

BLON_OUT 14
WIRELESS_EN 25

22

CAMERA_EN 14
WWAN_EN 25
PWR_LED# 14
STDBY_LED# 14
CAP_LED# 14
AD_OFF 39
RSMRST#_KBC 17
PM_SLP_S4# 17,25,34,35
CHARGE_LED# 14

PM_SLP_S3# 17,20,25,30,34,35,36,37
KBC_PWRBTN# 21
AC_IN#
38
LID_CLOSE# 27

TP19
TP23

AD_IA

C497

1
2

USE 71.00773.00G

64
95
93
94
119
6
109
120
65
66
16
17
20
21
22
23
24
25
26
27
28
73
74
75
110

101
105
106
107

97
98
99
100
108
96

104

AC_IN#

71.00775.00G

WPC775L-0DG-GP-U

GPIO01/TB2
GPIO03/AD6
GPIO06
GPIO07/AD7
GPIO23/SCL3
GPIO24
GPIO30
GPIO31/SDA3
GPIO32/D_PWM
GPIO33/H_PWM
GPIO40/F_PWM
GPIO42/TCK
GPIO43/TMS
GPIO44/TDI
GPIO45/E_PWM
GPIO46/TRST#
GPIO47/SCL4
GPIO50/TDO
GPIO51/TA3
GPIO52/RDY#
GPIO53/SDA4
GPIO70
GPIO71
GPIO72
GPO82/TRIS#

GPI94/DA0
GPI95/DA1
GPI96/DA2
GPI97/DA3

GPI90/AD0
GPI91/AD1
GPI92/AD2
GPI93/AD3
GPIO05/AD4
GPIO04/AD5

VREF

U11A

3D3V_AUX_S5_KBC

R408
0R3-0-U-GP

C89

1
2

3D3V_AUX_S5_KBC

3D3V_AUX_S5

UMA
1
R401

C489

DY

EC83

2
0R2J-2-GP

R397
10KR2J-3-GP

DY
EC86

SPICS#
SPIDI
ER4

3D3V_AUX_S5

PD

27
27

VCC
HOLD#
CLK
DIO

8
7
6
5
W25X16VSSIG-GP

CS#
DO
WP#
GND

U36

2M Bits
SPI FLASH ROM

1
2
3
4

TPDATA
TPCLK

14 BRIGHTNESS

17
PM_PWRBTN#
38
CHG_ON#
KBC_BEEP
TP80

TP21

29 AMP_SHUTDOWN#

KBC_XO

R103

10MR2J-L-GP

82.10026.021

R101
33KR2J-3-GP
KBC_XI

DY

PD

SPI_VCC
SPI_HOLD#
SPICLK_R
SPIDO_R

86
87
90
92

13
12
11
10
71
72

EC84

DY

EC85

1
1

5
6
7
8

4
3
2
1

1
2
3
4

SPIDI_R
SPI_WP#

KBC

KROW1
KROW2
KROW3
KROW4
KROW5
KROW6
KROW7
KROW8
ECRST#

54
55
56
57
58
59
60
61
85

C499

TP15
TP14

TP37
TP40

TP36
TP39
TP41
TP38

Document Number

Sheet

D45/D46
28

of

47

PD

Rev

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

KBC WPC775/BIOS

SPI_HOLD#
SPICLK_R
SPIDO_R

SPI_VCC

Date: Friday, March 14, 2008

Size
A2

Title

Homa

DY

SKT-SPI8P-GP-U

7
6
5

27,40

KCOL[1..18]

ECRST#

27,40

KROW[1..8]

1 10KR2J-3-GP

MMBT3906-3-GP

Q3
B

KCOL1
KCOL2
KCOL3
KCOL4
KCOL5
KCOL6
KCOL7
KCOL8
KCOL9
KCOL10
KCOL11
KCOL12
KCOL13
KCOL14
KCOL15
KCOL16
KCOL17
KCOL18

53
52
51
50
49
48
47
43
42
41
40
39
38
37
36
35
34
33

DY

2 R409

SKT FOR DEBUG


SKT2

SPICLK
SPIDO

SPICS#

0R2J-2-GP
0R2J-2-GP
2
2

20

VCC_POR#

KBSIN0
KBSIN1
KBSIN2
KBSIN3
KBSIN4
KBSIN5
KBSIN6
KBSIN7

EC_RST#

KA20GATE
KBRCIN#

KBC

KBSOUT0/JENK#
KBSOUT1/TCK
KBSOUT2/TMS
KBSOUT3/TDI
KBSOUT4/JEN0#
KBSOUT5/TDO
KBSOUT6/RDY#
KBSOUT7
KBSOUT8
KBSOUT9
KBSOUT10
KBSOUT11
KBSOUT12/GPIO64
KBSOUT13/GPIO63
KBSOUT14/GPIO62
KBSOUT15/GPIO61/XOR_OUT
GPIO60/KBSOUT16
GPIO57/KBSOUT17

SRN10KJ-6-GP

RN5

PD

ER1
0R3-0-U-GP

3D3V_AUX_S5

3D3V_S0

ER2
ER3

FIU

PS/2

WPC775L-0DG-GP-U

F_SDI
F_SDO
F_CS0#
F_SCK

GPIO12/PSDAT3
GPIO25/PSCLK3
GPIO27/PSDAT2
GPIO26/PSCLK2
GPIO35/PSDAT1
GPIO37/PSCLK1

GPIO14/TB1
GPIO20/TA2
GPIO56/TA1
GPIO15/A_PWM
GPIO21/B_PWM
GPIO13/C_PWM

32KX2
GPIO55/CLKOUT

32KX1/32KCLKIN

3D3V_AUX_S5

SPIDI
SPIDO
SPICS#
SPICLK

TPDATA
TPCLK

CHG_I_PWM

63
117
31
32
118
62

79
30

77

U11B

C108
SC15P50V2JN-2-GP

KBC_CIR

C107
SC15P50V2JN-2-GP
X2
RESO-32D768KHZ-GP

SRN10KJ-6-GP
RN46

0R2J-2-GP
SPIDI_R
2
SPI_WP#

SPI_HOLD#

29

GMCH_BL_ON 7

KBC for INTEL

C59

1
2

1
2

C65

SCD1U16V2ZY-2GP

SC10U10V5ZY-1GP

80
GPIO41

RN7

4
VDD

103

102
AVCC

AGND

2
1

3D3V_S0

1
2

19
46
76
88
115
VCC
VCC
VCC
VCC
VCC

GND
GND
GND
GND
GND
GND
5
18
45
78
89
116

1
2

EC23

SCD1U16V2ZY-2GP

1
1KBC_XO_R2
2

1
2

3D3V_AUX_S5

1
2
1

5
6
7
8
4
3
2
1

SRN4K7J-10-GP

SC27P50V2JN-2-GP

SC1U16V3ZY-GP

SC10U10V5ZY-1GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP
SC1U10V3KX-3GP

SC47P50V2JN-3GP

SC4D7P50V2CN-1GP

SC47P50V2JN-3GP

C710

DY

C743

0R3-0-U-GP

R586

C729

SC10U10V5ZY-1GP

PD

1 R583
2
0R0603-PAD

DY

SC10U10V5ZY-1GP

AUD_5VA

AUD_5VD

C735
SCD1U10V2KX-4GP

AUD_AGND

C748
SCD1U10V2KX-4GP

C714
SCD1U10V2KX-4GP

KBC_BEEP

28

C738
SC1U10V3ZY-6GP

ACZ_SPKR

17

5V_S0

SHDN#
GND
IN

SET

OUT

SB

G923-475T1UF-GP

1
2
3

AUD_AGND

1
R579

EC112
R570
1KR2J-1-GP

AUD_AGND

AUD_PC_BEEP

C837

C800

AUD_5VA

SCD1U10V2KX-4GP

C713
1
2

28 AMP_SHUTDOWN#

16 ACZ_BITCLK

16,22 ACZ_RST#
16,22 ACZ_SYNC

AUD_AGND

AUD_AGND

12
20

1
R572

GND

MIC_IN_INT
1

PD

MIC1_VREFO_R
MIC1_VREFO_L
MIC2_VREFO
CBN
CBP
VREF
CPVREF
JDREF

CPVEE

PVDD1
PVDD2

AVDD1
AVDD2

DVDD
DVDD_IO

SC4D7U10V3KX-GP
MIC_IN_R
MIC_IN_L

C731

2
22R2J-2-GP

MIC_IN_INT

MIC2_VREFO
2

C428

2K2R2J-2-GP

PD

DY

SC100P50V2JN-3GP

R328

Internal MIC

SC22P50V2JN-4GP
2 AUD_SD#

2
22R2J-2-GP
C715
1
2

PVSS1
PVSS2

AVSS1
AVSS2

DVSS

PCBEEP
MONO_OUT

SENSE_A
SENSE_B

HPOUT_L
HPOUT_R

C732
SC4D7U10V3KX-GP

R573
1
0R2J-2-GP

49

42
43

26
37

13
18

SENSE_A

32
33

SENSE_A

AUD_PC_BEEP

HP_OUT_L
HP_OUT_R

CLOSE to CODEC

HP_DETECT#
2
39K2R2F-L-GP

10KR2J-3-GP
AUD_PC_BEEP_R
2
10KR2J-3-GP

2 0R3-0-U-GP

2 0R3-0-U-GP

U67

DY

R568

R569
1

R575 1

R625 1

2
0R0603-PAD

1
R588

DY

2
0R0603-PAD

1
R589

cap close to pin39, pin46

5V_S0

5V_S0

PD

SC10U10V5ZY-1GP

1
R577

MICIN_DETECT#
2
20KR2F-L-GP

SPKR_R+
SPKR_RSPKR_LSPKR_L+
45
44
41
40

30
28
29
35
36
27
31
19

34

39
46

25
38

1
9

1
R571

AUD_AGND

ACZ_SDATAIN0 16

INMIC1

C750

PD

AUD_CBP

C749

AUD_CBN

1
C736

MIC_IN_L

EC121
SC1KP50V2KX-1GP

MIC_IN_L_1

SC4D7U6D3V3KX-GP

EC120
SC1KP50V2KX-1GP

1KR2F-3-GP R613
2
1
1KR2F-3-GP R612
2
1

4K7R2J-2-GP

R617 1

HP_OUT_R1

HP_OUT_L1

AUD_AGND

AUD_AGNDAUD_AGND

Date: Friday, March 14, 2008

D45/D46
Sheet

29

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation

MIC1

ALC269 / AUDIO JACK


Size
Document Number
Custom

Title

NP2
NP1
5
4
3
6
2
1

PHONE-JK241-GP-U

AUD_AGND
EC119
SC1KP50V2KX-1GP

MIC_IN_L_2

MIC_IN_R_2

MICIN_DETECT#

ZZZZ

PHONE-JK241-GP-U

1
2
6
3
4
5
NP1
NP2

HP1

ETY-CON2-10-GP
20.F0984.002

SPK2

MIC IN/LINE IN

HP_DETECT#

EC122
SC1KP50V2KX-1GP

AUD_AGND

4K7R2J-2-GP

AUD_AGND

MIC1_VREFO_R

SC4D7U6D3V3KX-GP
MIC_IN_R_1
2
2

2 75R2F-2-GP

EC91

Headphone OUT

PD

EC90

SPKR_R+

SPKR_R-

Internal Speaker

ETY-CON2-10-GP
20.F0984.002

SPK1

2 75R2F-2-GP

R616 1

R619 1

HP_OUT_R

C739
1

EC6

MIC1_VREFO_L

R618 1

PD

EC5

SPKR_L+

SPKR_L-

HP_OUT_L

MIC_IN_R

C752
SC10U10V5KX-2GP

AUD_AGND

R584
20KR2F-L-GP

AUD_5VD

AUD_5VA

ACZ_SDATAOUT 16,22

ETY-CON2-5-GP-U

MIC1_VREFO_R
MIC1_VREFO_L
MIC2_VREFO

U59
ALC269Q-GR-GP

AUD_3VD

PD USE 71.00269.A03

AUD_CPVEE

SC2D2U10V3ZY-1GP

SPK_OUT_R+
SPK_OUT_RSPK_OUT_LSPK_OUT_L+

AUD_3VD

1
2

MLVS0402M04-GP
2

1 R567
2
0R0603-PAD

MLVS0402M04-GP

1
MIC2_L 2

48
47
11
10
AUD_BIT-CLK 6
4

3D3V_S0

SCD1U16V2ZY-2GP
2

AUD_JDREF

MIC2_R
17
16
22
21
MIC2_R
MIC2_L
MIC1_R
MIC1_L

SPDIFO
EAPD/SPDIFO2
RESET#
SYNC
BCLK
PD#

15
14
24
23
GPIO1/DMIC_CLK
GPIO0/DMIC_DATA
3
2

1
2

LINE2_R
LINE2_L
LINE1_R
LINE1_L
SDATA_IN
SDATA_OUT

8
5

SC2D2U6D3V3MX-1-GP
AUD_VREF
1
2

2
1

MLVS0402M04-GP

1
2

SC100P50V2JN-3GP
SC10U10V5ZY-1GP

1
2

1
2

1
2

1
2

MLVS0402M04-GP
2
1
2

AUD_SDIN

BC3

1
2
3

NC#4

3D3V_S0

DY

DY

BC4

3D3V_AUX_S5

Q16
2N7002-11-GP
G

R561
100R5J-3-GP

PD

Z_12V_G3
1
330KR2F-L-GP

2 Z_12V
10KR2J-3-GP

Z_12V_D3

2
R564

1
R563

DCBATOUT

Run Power

74.00909.03F

G909-330T1U-GP

VIN
GND
SHDN#

VOUT

I min = 150 mA

U65

1
2

5V_AUX_S5

R574
100KR2J-1-GP

84.27002.D3F

C726

D27
R576
330KR3J-L-GP
RLZ12B-1-GP

SCD1U25V3KX-GP

DY

C734
1

PM_SLP_S3# 17,20,25,28,34,35,36,37

RUN_POWER_ON

U58
2N7002DW-1-GP

Z_12V_D4

R578
10KR2J-3-GP

84.00610.C31
TP0610K-T1-GP

Q17
NDS0610-NL-GP

1
2

3D3V_AUX_S5

1
2

Aux Power

3D3V_RUNPWR
2

G
1
2
Z_12V_D3

1
2

1
2
3
4

1
2
3
4

VGA

D
D
D
D

D
D
D
D

2 VGA_PWROK

PD

8
7
6
5

8
7
6
5

1D8V_S0

AO4468-GP
84.04468.037

U62
S
S
S
G

AO4468-GP
84.04468.037

U61
S
S
S
G

47KR2F-GP

R418

3D3V_S0

DY

C733

5V_S0

2
1

SC1U16V3ZY-GP
1

SC1U16V3ZY-GP
SCD1U25V3KX-GP

VGA

SCD1U25V3KX-GP

D
D
D
D

8
7
6
5

VGA

AO4468-GP
84.04468.037

U38
S
S
S
G

C505
SCD22U10V2KX-1GP

1
2
3
4

3D3V_S5

5V_S5

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Sheet

D45/D46
Sheet

30

of

47

Rev

PD

Wistron Corporation
RUN POWER and 3D3V_AUX_S5
Document Number
Date: Friday, March 14, 2008

Size

Title

ZZZZ

1D8V_S3

CPUCORE_ON

PM_SLP_S3#

PM_SLP_S4#

DCBATOUT_51124

5V_S5

3D3V_S0

5V_S0

DCBATOUT_6266A

VSS_SENSE

VCC_SENSE

CPUCORE_ON

VID6

VID5

VID4

VID3

VID2

VID1

VID0

PGOOD2

PGOOD1

Output Signal

EN2

EN1

Input Signal

VCC

VDD

1D05V(O)

1D8V (O)

PM_SLP_S4#

DCBATOUT_51125

1D05V_S0 (15A)

Input Signal

VCC(I)

VCC(I)

Input Power

(I)

VGFXCORE (O)

Output Power

5V(O)
3D3V_S5 (6A)

5V_S5 (6A)

VCC(O)

Output Power

(O)

Output Signal

AD+

AD_IN#

CHG_ON#

3D3V_S0

AD+

DCBATOUT

BT+

AD_IA

AC_IN#

Sheet

Eiger
31

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PD

Wistron Corporation

VOUT (O)

VOUT (O)

Output Power

SRSET

ACGOOD#

Power Sequence Logic


Document Number

Date: Friday, March 14, 2008

Size
B

Title

Eiger

ACN

Input Power

CELLS

CHGEN#

2D5V_S0(0.3A)

0D9V_S3_1

0D9V_S3 (1A)

CPUCORE_ON

1D5V_S0 (2.5A)

Output Signal

Charger BQ24750

APL5913

OUT

VTTREF

TPS51100

2D5V_S0
INPUT

S5

S3

VTT

POK

1D5V(O)

0D9V_S0
VLDOIN

VIN

EN

VIN

1D5V_S0

APL5912

Input Signal

PM_SLP_S4#

1D8V_S3

5V_S5

PM_SLP_S3#

1D8V_S3

24750_CELLS

VCC_GFXCORE(5.5A)

CPUCORE_ON

3D3V(O)

PGOOD

Output Signal

Adapter

RGND(I / Vcore)

VSEN(I / Vcore)

Voltage Sense

VR_ON

Input Signal

VIN

VDD

Input Power

VID4(I / 3.3V)

VID3(I / 3.3V)

VID2(I / 3.3V)

VID1(I / 3.3V)

VID0(I / 3.3V)

VID Setting

5V_AUX_S5

AD_JK

AD_OFF

VSS_AXG_SENSE

VCC_AXG_SENSE

GFXVR_EN

PM_SLP_S3#

DCBATOUT

5V_S0

VID4

VID3

VID2

VID1

VID0

PGOOD

Output Signal

EN0

Input Signal

VIN

Output Power

TPS51125
5V/3D3V
Input Power

GFX_CORE
ISL6263A

VCC_CORE(Imax=38A) ALW_PWRGD_3V_5V

VGATE_PWRGD

1D8V_S3 (10A)

VCC_CORE_PWR(O)

Output Power

Output Power

TPS51124
1D8V/1D05V

Input Power

VCC(I)

VCC(I)

VCC(I)

Input Power

RGND(I / Vcore)

VSEN(I / Vcore)

Voltage Sense

EN (I / 3.3V)

Input Signal

VID6(I / 3.3V)

VID5(I / 3.3V)

VID4(I / 3.3V)

VID3(I / 3.3V)

VID2(I / 3.3V)

VID1(I / 3.3V)

PGOOD

Output Signal

CPU_CORE
ISL6266A

VID0(I / 3.3V)

VID Setting

20071005

C19

C12

1
R25

6266A_PMON_R 1

PSI#

C10 1

GAP-CLOSE-PWR
G4
2

1
R27

1
R29

VSS_SENSE

VCC_SENSE

1
2
1KR2F-3-GP

C21

6266A_VSUM

SB

1 R30
2 6266A_FB2_R 1
2
100R2F-L1-GP-U
SC2200P50V2KX-2GP

C20

SC270P50V2KX-1GP

C22

SB
10K7R2F-GP

6266A_VO

6266A_NTC 6

3D3V_S0

NTC

VR_TT#

RBIAS

PMON

PSI#

PGOOD

PD

11
FB2

FB

COMP

VW

DY PD

R35
11KR2F-L-GP

R34

34,35,36,43

C23

C35

R41

R55

C44

5V_S0

C33 1

6266A_BOOT2 2

26

SCD22U10V2KX-1GP
2

1 R50

6266A_LGATE2

1 R53
1 R42
1 R38

6266A_VO
6266A_ISEN1

1 R57
6266A_ISEN2

6266A_VSUM

U31
SI4634DY-T1-E3-GP

6266A_PHASE2

6266A_UGATE2

Id=19.5A
Qg=21.5~33nC,
Rdson=5.5~6.7mohm

2007/9/10

U32
SI7686DP-T1-GP

1
2
3

5
6
7
8

2 10KR2F-2-GP

2 1R2F-GP

2 10KR2F-2-GP

1
2
3

DY

C795

DY

L19
1
2
IND-D36UH-9-GP

C794 G50
GAP-CLOSE

C5

C7

SB

TC2

C4

DCBATOUT_6266A

GAP-CLOSE

G52

DY

TC4

2007/9/10

20071001

Date: Friday, March 21, 2008

Sheet

D45/D46
32

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

SB

TC6

Wistron Corporation

G49
GAP-CLOSE

TC15

VCC_CORE

C448
SCD1U50V3KX-GP

2007/9/10

TC5

TC3

VCC_CORE

Vcc_core
Iomax=38A

C447
SCD1U50V3KX-GP

ISL6266A_CPU_CORE
Document Number

6266A_ISEN1_P2_VCORE
Eiger

C445

20071001

Cyntec 10*10*4
DCR=1.05+-5%mohm, Irating=30A
Isat=60A

DY

SB

C444

G51
GAP-CLOSE

2D2R5J-1-GP
R672

DY

6266A_ISEN2_P2_VCORE

2007/9/10

U30
SI4634DY-T1-E3-GP

5
6
7
8

L18
1
2
IND-D36UH-9-GP
2D2R5J-1-GP
R671

6266A_ISEN2_P1_VCORE

Id=35A
Qg=17~26nC
Rdson=11~14mohm

2 10KR2F-2-GP

C3

DCBATOUT_6266A

Cyntec 10*10*4
DCR=1.05+-5%mohm, Irating=30A
Isat=60A

6266A_ISEN1_P1_VCORE

2007/9/10
2 10KR2F-2-GP
2 1R2F-GP

1
2
3
U28
SI4634DY-T1-E3-GP

2 3K65R2F-1-GP

2 3K65R2F-1-GP

2007/9/10

16266A_BOOT2_R

C17
SCD22U25V3KX-GP

1 R51

6266A_ISEN2

1 R36

6266A_VO

1 R33

6266A_VSUM
6266A_ISEN1

1
2
3

5
6
7
8

Size
A3

2
0R0402-PAD

1R2J-GP

26266A_VO

6266A_UGATE2

28
27

25

6266A_PHASE2
R28

6266A_LGATE2 SC2D2U16V3KX-GP

30
29

5V_S0
2C451

6266A_ LGATE1

31
1

C9
SCD22U25V3KX-GP

32

2
1R2J-GP 6266A_BOOT1_R
1

R21

6266A_ LGATE1

5
6
7
8

Id=35A
Qg=17~26nC
Rdson=11~14mohm

2007/9/10

R37

34

SCD22U10V2KX-1GP

C46
SC1U25V0KX-GP

1 R54
2
10R2F-L-GP

6266A_PHASE1

35

33

6266A_UGATE1

36

6266A_ISEN1 C26 1

NC#25

BOOT2

UGATE2

PHASE2

PGND2

LGATE2

PVCC

LGATE1

PGND1

PHASE1

6266A_BOOT1 1

Id=19.5A
Qg=21.5~33nC,
Rdson=5.5~6.7mohm

U27
SI4634DY-T1-E3-GP

2007/9/10

6266A_PHASE1

6266A_UGATE1

2007/9/10

U29
SI7686DP-T1-GP

Title

C32
SCD01U25V2KX-3GP

BOOT1
UGATE1

DCBATOUT_6266A

2007.5.9

R10
R12 R13 R14 R15 R16 R17 R18 R19
0R2J-2-GP0R2J-2-GP
0R2J-2-GP
0R2J-2-GP
0R2J-2-GP
0R2J-2-GP
0R2J-2-GP
0R2J-2-GP
0R2J-2-GP

H_VID[6..0]

R379
NTC-10K-9-GP

6266A_VSUM_R_VO

CPUCORE_ON

PM_DPRSLPVR 7,17

C25
SC330P50V2KX-3GP

R46
2K61R2F-1-GP

R45
2
0R2J-2-GP

R44
2
0R2J-2-GP

C31

2007.5.18

R739 1KR2F-3-GP

DY

74.06266.073

R32
1KR2F-3-GP
ISL6266AHRZ-GP

6266A_FB2 12

6266A_FB

6266A_COMP
10

26266A_SOFT 7
SCD015U50V3KX-GP SOFT
8 OCSET
26266A_OCSET

C801
SC1U25V0KX-GP

SB

1
R20
26266A_PSI# 2
0R2J-2-GP
R24
3
2 6266A_PMON
4K99R2F-L-GP
26266A_RBIAS4
147KR2F-GP
5

6266A_SOFT 1

C28

C8

U1
R9
1K91R2F-1-GP

3D3V_S0

GAP-CLOSE-PWR

GAP-CLOSE-PWR
G6
2

7,17 VGATE_PWRGD

GAP-CLOSE-PWR
G8
2

G2

DCBATOUT_6266A

6266A_VO 1
SB
SCD01U25V2KX-3GP
C18 1
6266A_VW
2SC1000P50V3JN-GP
10K2R3F-GP

1 R40
2 6266A_COMP_R
97K6R2F-GP

R31

TC1
1
ST15U25VDM-1-GP

R26 2 6266A_NTC_R 1 R376


2
4K02R2F-GP
NTC-470K-1-GP
C11
1
2

SC100P50V2JN-3GP

DCBATOUT

SCD1U25V3KX-GP

GAP-CLOSE-PWR

GAP-CLOSE-PWR
G5
2

DY

GAP-CLOSE-PWR
G7
2

4 CPU_PROCHOT#_R

GAP-CLOSE-PWR
G1
2

G3

4,7,16 H_DPRSTP#

SC10U25V6KX-1GP

20071001

1
2

1
2

DCBATOUT_6266A

SCD22U50V3ZY-1GP
2

1
2

DCBATOUT

SCD033U50V3KX-1GP

1
2

1
2

1
2

10R3F-GP
1
49

1
2

R8
2
48
SC330P50V2KX-3GP

GND

SCD1U10V2KX-4GP
6266A_3V3

R87

6266A_VDIFF
13

1
2
1
2

45
DPRSLPVR
DROOP

44
VR_ON
DFB

3V3

H_VID6
1
2
6266A_D6
43
VID6

1
10KR2F-2-GP
1

VDIFF

H_VID5
1
2
6266A_D5
42

VO

6266A_DPRSTP#
2

H_VID4
1
2
6266A_D4
41

VID5

47
CLK_EN#
VSEN
6266A_VSEN14

H_VID2
1
2
6266A_D2
39
VID2
VDD

46
DPRSTP#
2

H_VID3
1

VSUM

SCD33U10V3KX-3GP
2
1

RTN

1
499R2F-2-GP
1

6266A_RTN 15
13K3R2F-2-GP
16
2
16266A_DROOP

H_VID1
1

6266A_VDD 22

6266A_DPRSLPVR
2
R11
6266A_VR_ON 2
SC180P50V2JN-1GP

H_VID0
1
2
6266A_D0

2
6266A_D1
38
VID1
ISEN2

1
2

VID4

6266A_DFB 17
1KR2F-3-GP
18
2
1
6266A_VO
6266A_VSUM 19

SE330U2VDM-L-GP

5
6
7
8
4
3
2
1

1
2
2
1

2
1

6266A_D3

VIN
6266A_VIN 20
1

1
2

40
VID3
GND
21
1
10R3F-GP

2
SCD01U25V2KX-3GP

SC10U25V6KX-1GP

37
VID0
ISEN1
24

1
2

SC10U25V6KX-1GP

5
6
7
8
4
3
2
1

1
2

1
2

SC10U25V6KX-1GP

1
2
1
2

6266A_ISEN2
23

1
2

1
2

SC10U25V6KX-1GP

2
1

1
2

SC10U25V6KX-1GP

2
1

SE330U2VDM-L-GP

1
1
SE330U2VDM-L-GP
2
SE330U2VDM-L-GP

2
SC330P50V2KX-3GP

SE330U2VDM-L-GP

S
S
S
G

D
D
D
D

S
S
S
G

SE330U2VDM-L-GP

D
D
D
D
SC330P50V2KX-3GP

DY

C751

GAP-CLOSE-PWR

GAP-CLOSE-PWR
G41
2

GAP-CLOSE-PWR
G103
2

GAP-CLOSE-PWR
G40
2

GAP-CLOSE-PWR
G42
2

GAP-CLOSE-PWR
G39
2

C740 C421

R334
10KR2F-2-GP

DYR330

GAP-CLOSE-PWR
G112
2
GAP-CLOSE-PWR
G116
2
GAP-CLOSE-PWR
G118
2
GAP-CLOSE-PWR
G108
2
GAP-CLOSE-PWR
G106
2

U21

C427
1

2D2R5J-1-GP
R669

C776
SB

DY

DY

3D3V_AUX_S5

51125_VREF

3D3V_AUX_S5

51125_VREF

51125_FB2_R
C429
DYSC18P50V2JN-1-GP

20

PWR_S5_EN

12
7

51125_DRVL2
51125_VO2

0R2J-2-GP

0R2J-2-GP

1
R317

DY

1
R316

1
R318

1
R336

1
R331

DY

DY

C430

2
0R2J-2-GP

0R2J-2-GP

0R2J-2-GP

1
R319

G121
2

SKIPSEL

TONSEL

VREF

ENTRIP2

EN0

VFB2

VO2

DRVL2

LL2

DRVH2

VBST2

U22

C774

51125_LL1
51125_DRVL1
51125_VO1
51125_FB1
51125_PGOOD
51125_ENTIP1

20
19
24
2
23
1

5V_AUX_S5

18

G119

PD
51125_VCLK

25

15

51125_DRVH1

21

C765

GAP-CLOSE-PWR-3-GP

VCLK

GND

GND

ENTRIP1

PGOOD

VFB1

VO1

DRVL1

LL1

51125_VBST1

22

C767

DRVH1

C780

TP76

Q20
DY
2N7002-11-GP

SB 20071205

Q35
2N7002-11-GP

C770

VBST1

51125_ENTIP2
R645
100KR2J-1-GP

5V_AUX_S5

DCBATOUT_51125

GAP-OPEN-PWR

3D3V_AUX_S5

74.51125.073

TPS51125RGER-GP

51125_SKIPSEL

14

2 51125_EN 13
820KR2F-GP
51125_ENTIP2 6

51125_TONSEL

51125_VREF

11

51125_FB2

10

51125_LL2

SB

51125_DRVH2

51125_VBST2

2007/9/5

SB

Id=7A
Qg=8.7~13nC
Rdson=23~30mohm

SCD1U25V3KX-GP

U20
SI4800BDY-T1

GAP-CLOSE-PWR

GAP-CLOSE-PWR
G110
2

Id=7.7A
Qg=8.5~13nC
Rdson=16.5~21mohm

0R2J-2-GP

2007/9/28

G43

Close to VFB Pin (pin5)

SCD1U10V2KX-4GP

L11

1
2
IND-3D3UH-57GP

TC27
ST220U6D3VDM-20GP

SB

C419

R335
6K65R2F-GP

DY

3D3V_PWR

D
S

3D3V_S5

1
2

G114

1
SB

SB

GAP-CLOSE-PWR
G104
2

3D3V_PWR

R329

3D3V_PWR

C779

phoenix tsai 09/13/07

U63

SCD1U25V3KX-GP
C426
1
2

C741

L10
2

DY

GAP-CLOSE-PWR
G107
2
GAP-CLOSE-PWR
G115
2
GAP-CLOSE-PWR
G105
2

DY

5V_PWR

TC28
ST220U6D3VDM-20GP

GAP-CLOSE-PWR

GAP-CLOSE-PWR
G109
2

5V_S5

GAP-CLOSE-PWR
G111
2

2
GAP-CLOSE-PWR
G113
2

G117

Sheet

D45/D46
33

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation
DCDC 5V/3D3V (TPS51125)
Document Number

Date: Friday, March 14, 2008

Size
A3

Title

5V_PWR

Iomax=6A
OCP min = 10A

Close to VFB Pin (pin2)

R333
20KR2F-L-GP

R332
30KR2F-GP

G44

51125_FB1_R

DY

Eiger

C431
SC18P50V2JN-1-GP

R337
0R2J-2-GP

DY

C796

DY

IND-3D3UH-57GP
2D2R5J-1-GP
R670
SB

20071005

PWR_S5_EN 20

SB

Cyntec 7*7*3
DCR=18mohm, Irating=8A
Isat=14A

SB

DY

C742

DCBATOUT_51125

R644
100KR2J-1-GP

5V_AUX_S5

C420

Id=7.7A
Qg=8.5~13nC
Rdson=16.5~21mohm

Q37
2N7002-11-GP

2N7002-11-GP

DY

Q19

51125_ENTIP1

SB 20071205

U60
SI4800BDY-T1

SB

133KR2F-GP

R624

Id=7A
Qg=8.7~13nC
Rdson=23~30mohm

R620
160KR2F-GP

1
2

DCBATOUT_51125
G102
2

DCBATOUT_51125

Cyntec 7*7*3
DCR=30mohm, Irating=6A
Isat=13.5A

Iomax=7A
OCP min = 10A

1
2

1
2
D
S
1
2

TC25
ST15U25VDM-1-GP

1
2

D
S

1
2
D
S

DCBATOUT

SI4812BDY-T1-E3-GP

8
7
6
5

1
2
3
4

8
7
6
5

1
2
3
4

1
2
1
2

1
2

16
VIN

5
6
7
8
D
D
D
D
G
S
S
S

4
3
2
1

5
6
7
8

1
2

1 2

VREG5
17
5V_AUX_S5_51125

VREG3
3D3V_AUX_S5_5_51125 8
1

SCD22U6D3V2KX-1GP
2

GAP-CLOSE-PWR-3-GP
1

100KR2J-1-GP

1
2
1
2

D
D
D
D
G
S
S
S

4
3
2
1

G
S
S
S

SC330P50V2KX-3GP

1 2

SCD01U50V2KX-1GP

SC10U25V6KX-1GP

D
D
D
D

SC18P50V2JN-1-GP
2

SC10U25V6KX-1GP
SI4812BDY-T1-E3-GP

G
S
S
S

SC330P50V2KX-3GP

D
D
D
D

SC10U25V6KX-1GP

SCD01U50V2KX-1GP

SCD01U50V2KX-1GP

SC10U25V6KX-1GP

C753
SCD1U10V2KX-4GP

SC18P50V2JN-1-GP
SC10U25V6KX-1GP

GAP-CLOSE-PWR-3-GP

SC10U10V5KX-2GP

SC10U10V5KX-2GP

PM_SLP_S3#

0R2J-2-GP

R487

DDR_VREF_S3_1

17,25,28,35 PM_SLP_S4#

32,35,36,43 CPUCORE_ON

17,20,25,28,30,35,36,37

R485

R483
2K2R2J-2-GP

5V_S5

1
4

4
3
2
1

2
9026_S5
1
0R2J-2-GP
9026_S3
1
0R2J-2-GP

C568
SC1U10V2ZY-GP

2
R477

R478

C587
SC1U10V3ZY-6GP

3D3V_S0

0R2J-2-GP

C622
C617
SC10U10V5ZY-1GP
SC10U10V5ZY-1GP

1
2

10
9
8
7
6

R490
18KR2F-GP

R489
20K5R2F-GP

C630

VIN
VDDQSNS
S5
VLDOIN
GND
VTT
S3
PGND
VTTREF VTTSNS

U45
1
2
3
4
5

C631

PM_SLP_S3#

1D8V_S3

R413

SB

C566
SC10U10V5ZY-1GP

Iomax=1A
OCP>2A

R415VGA
2K2R2J-2-GP

C563
SC10U10V5ZY-1GP

GAP-CLOSE-PWR

GAP-CLOSE-PWR
G67
1
2

GAP-CLOSE-PWR
G65
1
2

VDD
VIN
EN
PGOOD

NC#5
VOUT
ADJ
GND

5
6
7
8

VGA

VGA

28KR2F-GP

VGA R416

R414
C504
10K7R2F-GP

Document Number

VGA

C118

GAP-CLOSE-PWR
G17
2
1

Sheet

D45/D46
34

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

1D1V_S0

Wistron Corporation

GAP-CLOSE-PWR

GAP-CLOSE-PWR
G18
2
1

G19
GAP-CLOSE-PWR
G16
2

OCP>2.3A

1D5V & 0D9V


Date: Friday, March 14, 2008

Size
A3

Title

Eiger

VGA

C119

1D1V_LDO

Vo(cal.)=1.1057V

1D1V_S0
Iomax=1.8A

Vo=0.8*(1+(R1/R2))

VGA

C802
U37
SCD22U10V2KX-1GP
RT9018A-25PSP-GP

4
3
2
1

VGA

C509
SC1U16V3ZY-GP

20071009

SC10U10V5ZY-1GP

5V_S5

1D5V_S0

VGA

33KR2F-GP
3D3V_S0

VGA

1D8V_S3

GAP-CLOSE-PWR
G88
2

GAP-CLOSE-PWR

GAP-CLOSE-PWR
G89
2

G86
GAP-CLOSE-PWR
G87
2

OCP>3.2A

DDR_VREF_S3
DDR_VREF_PWR
C588
G66
SCD1U10V2KX-4GP
1
2

VGA

VGA

0R2J-2-GP

VGA
R417

C121
C120
SC10U10V5ZY-1GP
SC10U10V5ZY-1GP

32,35,36,43 CPUCORE_ON

C592
SC10U10V5ZY-1GP

C625

1D5V_LDO

Vo(cal.)=1.5024V

17,20,25,28,30,35,36,37

TPS51100DGQR-GP

PD

5
6
7
8

1D5V_S0
Iomax=2.5A

Vo=0.8*(1+(R1/R2))

U47
RT9018A-25PSP-GP

VDD
VIN
EN
PGOOD

NC#5
VOUT
ADJ
GND

C605
SC1U16V3ZY-GP

20071009

9
GND

5V_S5

1
2

1D8V_S3

1
2

1
2
1
2

1
2

GND

11

1
2

SCD01U16V2KX-3GP

1
2

1
2
2

1
2
1

1
1
2

1
2

9
GND

1
2

1
2

1
2

1
2
1

1
2

SCD01U16V2KX-3GP

SC10U10V5ZY-1GP
2

SC10U10V5ZY-1GP
SC10U10V5ZY-1GP

5V_S5

D8
B0530WS-7-F-GP

5V_S5

5V_S5

PD

PD

R503
6K04R2F-GP

1
2
11

4
10

DY

2
2R3F-GP

GND
PGND

VOUT
PGOOD

LL

DRVH
DRVL

7
8

3
6

12

13
9

51117B_LL1

TPS51117PWR-GP

EN_PSV
TON
TRIP

VFB
VBST

V5FILT
V5DRV

U55

SB

TC24
ST15U25VDM-1-GP

R498

7
8

GAP-CLOSE-PWR
G92
2

UMANOGFX

UMANOGFX

R666 0R3-0-U-GP
1
2

UMANOGFX

R664 0R3-0-U-GP
1
2

UMANOGFX

R663 0R3-0-U-GP
1
2

UMANOGFX

R661 0R3-0-U-GP
1
2

UMANOGFX

R660 0R3-0-U-GP
1
2

32,34,36,43

PD

CPUCORE_ON

R546
200KR2J-L1-GP

3D3V_S0

51117B_LL

51117B_DRVH
51117B_DRVL

SCD1U25V3KX-GP

C649
2
1

GAP-CLOSE-PWR

GAP-CLOSE-PWR
G93
2

2
GAP-CLOSE-PWR
G94
2

G95

DCBATOUT_51117B

32,34,36,43

SB

VCC_GFXCORE R665 0R3-0-U-GP


1
2

CPUCORE_ON

R109
200KR2J-L1-GP

3D3V_S0

51117A_LL

C122
1

GAP-CLOSE-PWR

GAP-CLOSE-PWR
G23
2

12
3
6

DCBATOUT_51117A

GAP-CLOSE-PWR
G22
2

51117A_DRVH
51117A_DRVL

DCBATOUT

GND
PGND

VOUT
PGOOD

LL

DRVH
DRVL

2
GAP-CLOSE-PWR
G21
2

G20

13
9

51117A_LL1

SCD1U25V3KX-GP

DCBATOUT

TC7
ST15U25VDM-1-GP

TPS51117PWR-GP

EN_PSV
TON
TRIP

VFB
VBST

V5FILT
V5DRV

U13

0R3-0-U-GP

R118

DY

51117B_EN_PSV
1 R543
251117B_TON
51117B_TRIP
10KR2F-2-GP
191KR2F-1-GP

R542

C806
SCD1U10V2KX-5GP

PD

PM_SLP_S3#

SB

5
14

R119
11K5R3F-GP

1
2
11

5
14

4
10

51117B_VFB
51117B_VBST

C695
SC1U10V2KX-1GP

51117B_V5FILT

R544
300R2J-4-GP

20071018

249KR2F-GP

51117A_EN_PSV
51117A_TON
51117A_TRIP

51117A_VFB
51117A_VBST

C503
SC1U10V2KX-1GP

51117A_V5FILT

R412
300R2J-4-GP

R113 0R2J-2-GP
1
2
1 R114
2

D23
B0530WS-7-F-GP

C673
SC1U10V2KX-1GP

SB

17,25,28,34 PM_SLP_S4#

17,20,25,28,30,34,36,37

SB

SB

C502
SC1U10V2KX-1GP

1
2

SB

DY

C797

DY

C127
SCD1U50V3KX-GP

U49
AOL1412-GP

20071005

51117B_DRVH
51117B_LL

PD

SB

PD

51117B_VFB

R548
10KR2F-2-GP

PD

IND-D56UH-12-GP

20071005

PD

GAP-CLOSE-PWR
G64
2
GAP-CLOSE-PWR
G63
2

Sheet

D45/D46
35

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

GAP-CLOSE-PWR

GAP-CLOSE-PWR
G78
2

GAP-CLOSE-PWR
G80
2

GAP-CLOSE-PWR
G77
2

GAP-CLOSE-PWR
G85
2

GAP-CLOSE-PWR
G79
2

Wistron Corporation

GAP-CLOSE-PWR
G76
2
1

GAP-CLOSE-PWR
G84
2

GAP-CLOSE-PWR
G83
2
1

GAP-CLOSE-PWR
G82
2

GAP-CLOSE-PWR
G81
2
1

G123
GAP-CLOSE-PWR
2
1

TPS51117_1D8V_1D05V
Document Number

Date: Monday, March 24, 2008

Size
A3

Title

Eiger

Panasonic
ESR=15mohm
Iripple=2.7A

TC23

TC9

PD

Close to VFB Pin (pin5)

20071011

R545
24K3R2F-1-GP

DY

1D05V_PWR

GAP-CLOSE-PWR
G56
2

GAP-CLOSE-PWR
G55
2

GAP-CLOSE-PWR
G54
2

GAP-CLOSE-PWR
G62
2

GAP-CLOSE-PWR
G61
2

GAP-CLOSE-PWR
G60
2

GAP-CLOSE-PWR
G59
2
1

GAP-CLOSE-PWR
G58
2

1D8V_S3

2
GAP-CLOSE-PWR
G57
2

G53

1D05V_PWR
1D05V_S0
GAP-CLOSE-PWR
G124
1
2

Cyntec 10*10*4
1D05V Iomax=16A
DCR=1.05+-5%mohm,Irating=30A
Isat=60A
OCP>24A
L31

1D8V_PWR

C638
SC2200P50V2KX-2GP

Close to VFB Pin (pin5)

SB
Panasonic
ESR=15mohm
R110
6K98R2-GP Iripple=2.7A
20071011

DY

TC18
SE330U2D5VDM-1GP

1D8V_PWR

C640
C639
C815
SC10U25V6KX-1GP SCD1U50V3KX-GP

PD

51117A_VFB

R112
10KR2F-2-GP

IND-1D5UH-34-GP

DCBATOUT_51117B

L24

1D8V Iomax=13A
OCP>20A

C129
SC2200P50V2KX-2GP

20071005

C508
SC10U25V6KX-1GP

Cyntec 10*10*4
DCR=3mohm, Irating=1A
Isat=40A

Vout=0.75V*(R1+R2)/R2

Si4634DY
84.04634.037

Id=13A
Qg=21.5~33nC,
51117B_DRVL
Rdson=5.5~6.7mohm

C798

DY

U51
AOL1426-GP

C357
SC10U25V6KX-1GP

DCBATOUT_51117A

FDS8896
84.08896.037

Id=14A
Qg=28~36nC,
Rdson=5.8~7.3mohm

POWERPAK-8P-GP

20071005
U15

Id=11.6A
Qg=12~16nC,
Rdson=9.6~12mohm

2D2R5J-1-GP
R674

DY

U14

FDS8880-NL-GP

Id=14.5A
Qg=9.2~14nC, PD
Rdson=11~14mohm

1D05V_S0

2D2R5J-1-GP
R673

C125
SC10U25V6KX-1GP

20071018

2
1

1
2

2
1

2
1

5V_S5

1
2

1
2

1 2
2

5
6
7
8
4
3
2
1
5
6
7
8
4
3
2
1
5
6
7
8
4
3
2
1

1
2

SB

1
C693
SC18P50V2JN-1-GP
2

1
2

1
1 2
2

1
2

5
6
7
8

1
2
1
2
1

S
S
S
G
2

D
D
D
D
4
3
2
1

2
1

2
1

C540
SCD1U10V2KX-4GP
SC10U25V6KX-1GP

1
C109
SC18P50V2JN-1-GP
2

1
2

1
2

1
2
1
2
1

S
S
S
G

SC330P50V2KX-3GP
D
D
D
D

C352
SCD1U10V2KX-4GP

S
S
S
G

D
D
D
D

ST220U2D5VBM-2GP
2

S
S
S
G

ST220U2D5VBM-2GP

D
D
D
D

SC330P50V2KX-3GP

UMAGFX

UMAGFX

C679
1
2

C667

UMAGFX

UMAGFX

SC560P50V2KX-2GP

GAP-CLOSE-PWR
2

G96
1

9 VCC_AXG_SENSE

9 VSS_AXG_SENSE

GAP-CLOSE-PWR
2

G97
1

UMAGFX

SC1KP50V2JN-2GP

C660

R276

DY

UMAGFX

R275 2
10KR2F-2-GP

6236A_VSEN

UMAGFX

R507
10R3F-GP

UMAGFX

R508
10R3F-GP

C367

C659

UMAGFX

6236A_FB

6236A_COMP

VSEN

VDIFF

FB

COMP

VW

OCSET

SOFT

RBIAS

Parallel

C675
1
2

UMAGFX

C655

UMAGFX

2UMAGFX

UMAGFX

5V_S0

UMAGFX

7K68R2F-GP

R496

1
R527

DCBATOUT

VCC_AXG_SENSE_OUTCAP

Place close to L1

UMAGFX

VSS_AXG_SENSE_OUTCAP

2007/9/10

NTC-10K-9-GP

1 R497
2
3K57R2F-GP

4K53R2F-1-GP

1 R500

SCD022U50V3KX-GP

UMAGFX

R257

10R2F-L-GP

C665
SCD033U25V3KX-GP

UMAGFX
1

10R2F-L-GP

R519

C664
SCD01U25V2KX-3GP

SB

6236A_BOOT
1
2
R535
2D2R3J-2-GP

17

74.06263.073

UMAGFX
1

6236A_UGATE

UMAGFX

6236A_PHASE

18

6236A_LGATE

C384
1
2

UMAGFX

2007/9/10

6236A_VSUM_R

UMAGFX

U17
SI4812BDY-T1-E3-GP

6236A_VSUM_R_VCC_PRM

2
0R0402-PAD

UMAGFX

C684
SCD22U16V3KX-2-GP

UMAGFX

2007/9/10

U16
SI4800BDY-T1

GFX_VID3
UMAGFX 0R2J-2-GP
GFX_VID2
2
UMAGFX 0R2J-2-GP
GFX_VID1
2
0R2J-2-GP
UMAGFX
GFX_VID0
2

5V_S0

GFX_VID4

UMAGFX 0R2J-2-GP

UMAGFX 0R2J-2-GP

SC2D2U10V3KX-1GP

6236A_VID3

20070927
R551
1
R550
1
R549
6236A_VID2
1
R540
6236A_VID1
1
R537
6236A_VID0 1
6236A_VID4

19

20

21

22

23

24

ISL6263ACRZ-T-GP

BOOT

UGATE

PHASE

PGND

LGATE

PVCC

VID0

VID1

SC1U16V3KX-2GP

UMAGFX

1 R246

UMAGFX

R249
1KR3F-GP

Panasonic
ERT-J1VR103J

UMAGFX

R552
10KR2J-3-GP

UMAGFX

R526
2K87R2F-1-GP

UMAGFX

C365

UMAGFX

SB

UMAGFX

6236A_RTN

6236A_VW 4

U56

UMAGFX

1 R556
2
1K91R2F-1-GP

1 DY
2
0R2J-2-GP

6236A_RBIAS

6236A_VDIFF

UMAGFX

C666

UMAGFX

1 R536
2
6K98R3F-GP

PD
1
2
0R2J-2-GP

6236A_SOFT
C3861
2UMAGFX
SCD01U50V2KX-1GP
6236A_OCSET

2 SC1KP50V2JN-2GP

UMAGFX

C687 1

SC180P50V2JN-1GP

22K21R3F-L-GP

6236A_COMP_R

6236A_FB_R
R528
2
4K99R2F-L-GP
UMAGFX

R5301

2
UMAGFX

R26 for Intel GPU/With Load line


R27 for ATI GPU/Without Load
line

UMAGFX

1 R531
2
374KR3-GP

C683
10KR2F-2-GP
1
2

SC68P50V2JN-1GP

6263A_VCC_PRM

R263

R5411

150KR2F-L-GPUMAGFX

3D3V_S0

3D3V_S0

1
2
0R2J-2-GP

R553
UMAGFX

R554

POWER_MONITOR

UMAGFX

SCD01U50V2KX-1GP

C698

6236A_AF_EN

25

PH & PL on P.7

SC330P50V2KX-3GP

PM_SLP_S3#

SC1KP50V2JN-2GP

R555
1 DY
2
0R2J-2-GP

32,34,35,43 CPUCORE_ON

17,20,25,28,30,34,35,37

GFXVR_EN

33
GND_T
RTN
9

32
FDE

6236A_GOOD
6236A_DFB

DROOP
6236A_DROOP 10
1

PGOOD
DFB
11

30
AF_EN
VO
12
6263A_VCC_PRM

31

1
2
6236A_VSUM

C691

DY

2D2R5J-1-GP
R675

Id=7.7A
C799
Qg=8.5~13nC DY
Rdson=16.5~21mohm

SB

UMA

G31
GAP-CLOSE-PWR

UMAGFX

1
2
COIL-D82UH-2-GP

L9

UMA

G30
GAP-CLOSE-PWR

Cyntec 7*7*3
DCR=8mohm, Irating=13A
Isat=24A

UMAGFX

C378
SCD1U50V3KX-GP

DCBATOUT_6263A

20071001
C387

UMAGFX
UMAGFX

Id=7A
Qg=8.7~13nC
Rdson=23~30mohm

GFX_VID[4..0]

1
2

6236A_VR_ON
VR_ON
VSUM
13

29
6236A_VIN

SC10U25V6KX-1GP
2

2
1

6236A_PMON
28
VIN
14

27
15

26

VID4
VSS

5
6
7
8
D
D
D
D
G
S
S
S

4
3
2
1

VID2
6236A_VDD

1
2
1

SC10U25V6KX-1GP

1
2

5
6
7
8
D
D
D
D
G
S
S
S

4
3
2
1

1
2

PMON

VID3
VDD
16

2
1
2
1

SCD1U25V3KX-GP
2

UMAGFX

SC1KP50V2JN-2GP
2
1

GAP-CLOSE-PWR
G33
2
GAP-CLOSE-PWR
G35
2
GAP-CLOSE-PWR
G36
2

VCC_GFXCORE

GAP-CLOSE-PWR

GAP-CLOSE-PWR
G29
2

Document Number
Monday, March 24, 2008

Date:

Sheet

D45/D46

36

ISL6263A_GFX CORE
of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation

GAP-CLOSE-PWR
G24
2

GAP-CLOSE-PWR
G28
2
1

GAP-CLOSE-PWR
G27
2

GAP-CLOSE-PWR
G26
2

G25

TC11
ST15U25VDM-1-GP

20070927
DY

G91
GAP-OPEN-PWR

Size
C

Title

Eiger

G90
GAP-OPEN-PWR

2007/9/10

TC8
SE330U2VDM-6-GP

VGFXCORE

VGFXCORE
Iomax=6.5A
OCP>12A

VGFXCORE

GAP-CLOSE-PWR

GAP-CLOSE-PWR
G32
2

DCBATOUT

2
GAP-CLOSE-PWR
G37
2

G34

DCBATOUT_6263A

1
2

1
2

6236A_BOOT_R

SC330P50V2KX-3GP

17,20,25,28,30,34,35,36

DCBATOUT_8202

PM_SLP_S3#

R534

VGA

GAP-CLOSE-PWR
G98
2

VGA

VGA

DY

15
EN/DEM

PGOOD

16

3
FB

VOUT

TON

VGA

RT8202PQW-GP

SC411_VFB

C676 VGA_CORE_PWR 1
SC1KP50V2KX-1GP

VGASC411_TON

C678
5 NC#5
SCD22U10V2KX-1GP
14 NC#14

SC411_PSV

C650
SC100P50V2JN-3GP U54

VGACORE_PWRGD

R494
10KR2F-2-GP

3D3V_S0

10KR2F-2-GP

VGA

R533

1
2
1MR2F-GP

43 VGACORE_PWRGD

GAP-CLOSE-PWR
G99
2

GAP-CLOSE-PWR

GAP-CLOSE-PWR
G100
2

LGATE

OC

PHASE

UGATE

VDDP

SC411_DL

SC411_LX

VGA

SB

10KR2F-2-GP

SC411_LX_L

10

R512

VGA

SC411_LX

11

VGA

SCD1U25V3KX-GP

2SC411_LX

C651
SC1U10V3ZY-6GP

7D5R2F-GP5V_S5

12

VGA

2SC411_BST 1

C680

VGA CH521S-30-GP-U1

D24

5V_S5

SC411_DH

13

SB
R532
SC411_BST_L
1

C662
SC1U10V3KX-3GP

VGA

BOOT

SC_VCC

R529
10R2F-L-GP

5V_S5

VGA

SB

VGA

U53
SI4800BDY-T1

SC411_DL

U52
SI4812BDY-T1-E3-GP

SC411_LX

SC411_DH

VGA

L30
2

VGA

VGA

VGA

VGA

VGA

R504
10KR2F-2-GP

VGA

R505
3K4R2F-GP

VGA_CORE

GAP-CLOSE-PWR
G74
2
1

Sheet

D45/D46
37

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation

GAP-CLOSE-PWR

GAP-CLOSE-PWR
G75
2

GAP-CLOSE-PWR
G73
2
1

GAP-CLOSE-PWR
G72
2

GAP-CLOSE-PWR
G71
2

GAP-CLOSE-PWR
G70
2

GAP-CLOSE-PWR
G69
2

G68

VGA_CORE_PWR

VGA_CORE_S0 (UMA)
Date: Friday, March 14, 2008

Size
A3

Title

Eiger

Document Number

Sanyo, 330uF, 2.5V


ESR=9mohm

VGA

TC22
SE330U2VDM-6-GP
SCD1U10V2KX-4GP

C627

VGA_CORE_PWR

VGA_CORE_PWR

Iomax=9A
OCP min = 14A

Vout=0.75*(1+R427/R189)

SC411_VFB

C653
SC47P50V2JN-3GP

DY

C656

DY

COIL-1UH-34-GP
2D2R5J-1-GP
R511

VGA

C668

C674

VGA

DCBATOUT_8202

C682

2
1

DCBATOUT_8202
G101
2

1
2

1
1 2
2

1
2

DCBATOUT

PGND
7

1
2

5
6
7
8
D
D
D
D
G
S
S
S
4
3
2
1

GND
6

1
2

2
VDD
GND

17

1
2
1
2

1
2

5
6
7
8
D
D
D
D
G
S
S
S
4
3
2
1

1
2
1
2

1
2

SC10U25V6KX-1GP

SC10U25V6KX-1GP

SCD1U50V3KX-GP

SC330P50V2KX-3GP

28

AD_IA

DC_IN_D

28

R366
10KR2F-2-GP

R391

0R0402-PAD
1
2

CHG_AGND

AC_IN#

Q13
2N7002-11-GP

C481
SC1U10V3KX-3GP

AC_IN# to KBC

AC_IN#

1 R388
2
200KR2F-L-GP

BQ24745_FBO_RC

SC150P50V2JN-3GP

1
2
C472
SC56P50V2JN-2GP

R394

28,39 BAT_SDA

28,39 BAT_SCL

SB

AC_OK

28

R392
100KR2J-1-GP

3D3V_AUX_S5

CHG_AGND

CHG_ON#

R393
100KR2J-1-GP

FBO
EAI
EAO
VREF
CE
GND

VICM

NC#14

SDA

SCL

ACOK

VDDSMB

ACIN

DCIN

AD+_TO_SYS

U34
BQ24745RHDR-GP

6
BQ24745_EAI
5
BQ24745_EAO
4
BQ24745_VREF
3
BQ24745_CHG_ON 7
12

2BQ24745_FBO

C470
SC1U10V3KX-3GP

4K7R2J-2-GP
R389 1

CHG_AGND
BQ24745_IINP

14

10

2BQ24745_ACOK 13

11

22

BQ24745_ACIN

CHG_AGND

BQ24745_DCIN

0R0402-PAD

R395
100KR2J-1-GP BQ24745_VREF

3D3V_AUX_S5

AD+

phoenix tsai 09/28/07

C482
SC1U10V3KX-3GP

CHG_AGND

AD+
C464

AC_OK

C474
R385
SC2200P50V2KX-2GP
7K5R2F-1-GP
2
1BQ24745_EAO_RC2
1

C476
1

3D3V_AUX_S5

AC_OK

Q11
2N7002DW-1-GP

R372
10KR2F-2-GP

AD+_G_2

R371
100KR2J-1-GP

NEAR

AD+_G_1

P2003EVG-GP

1
2
3
4

S
S
S
G

15

16

17

18

19

20

23

Q12
2N7002-11-GP

BQ24745_CHG_ON

DY

BATT_SENSE

phoenix tsai 09/28/07

PD
1

D19
A

CHG_AGND

DCBATOUT

2
R62
0R0402-PAD

SCD1U50V3KX-GP

C473

24745_LOW_G

1
2
C463
SCD1U50V3KX-GP

24745_HIGH_G

SC1U10V3KX-3GP

C468
1
2

CHG_AGND

1SS4000GPT-GP

BATT_SENSE 39

CHG_AGND

BQ24745_LX1

BQ24745_BST 1
R382 2BQ24745_BST1
BQ24745_VDDP 0R0603-PAD

25
21
24

2
C807
SCD1U50V3KX-GP

BQ24745_CSSN
ICOUT
TP1

C466
SCD1U50V3KX-GP

GAP-CLOSE-PWR

GAP-CLOSE-PWR

G45

G46

27
26

28

R390
100KR2J-1-GP

3D3V_AUX_S5

VFB

NC#16

CSON

CSOP

PGND

LGATE

PHASE

UGATE

BOOT
VDDP

CSSN
ICOUT

CSSP

C462

SCD1U50V3KX-GP
2
1 BQ24745_CSSP

D01R2512F-4-GP

R370
1

BQ24745_CSIN

BQ24745_CSIP

1
2
3
4

D
D
D
D

P2003EVG-GP

S
S
S
G

DCBATOUT

R377
470KR2J-2-GP

IND-5D6UH-32-GP

L17

AD+

U33

G47

BT+

C455
SC10U25V6KX-1GP
2
1
1

Sheet

D45/D46
38

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

C449
SCD1U50V3KX-GP

Wistron Corporation

C453
SC10U25V6KX-1GP
2
1

BQ24745 Charger
Document Number

Date: Friday, March 14, 2008

Size
A3

Title

Eiger

1
2
R375
D01R2512F-4-GP

DY

2
1
C454
SC10U25V6KX-1GP
2
1
GAP-CLOSE-PWR
GAP-CLOSE-PWR

G48

BT+_R

8
7
6
5

BT+

C24
SCD1U25V2ZY-1GP

U25

1
2

1
2

D
D
D
D

R381
309KR3F-GP
1
2

1
ICREF

2
1

1
2
1
2

R384
49K9R2F-L-GP
1

1
2

8
7
6
5

C467
SCD01U50V2KX-1GP
1

C479
SC220P50V2KX-3GP
2
1

C456
SC10U25V6KX-1GP

AD+

1
2

R378
0R2J-2-GP
1
2
1
2
1
2

GND
29

C29
SC10U25V6KX-1GP

1
2

1
2
D
S

1
2

2
1
C478
SCD1U10V2KX-4GP
2
1

1
2

C460
SCD1U25V2ZY-1GP

S
S
S
G

C477
SCD1U25V2ZY-1GP

U2
FDS8884-GP
U3
FDS8884-GP

5
6
7
8
4
3
2
1
5
6
7
8
D
D
D
D
4
3
2
1

C459
SC10U25V6KX-1GP
2

SC1U25V0KX-GP

S
S
S
G

C452
SC10U25V6KX-1GP
2
1

D
D
D
D

28,38 BAT_SCL
28,38 BAT_SDA
28 BAT_IN#

D18
BAV99PT-GP-U

28

2
4
5

PD

EC76
SCD1U50V3ZY-GP

BT+

DY

DY

D2

AD_OFF

DC-JACK70-GP-U1

SB
2
IN
R2

1 GND

3 OUT

DY

EC77
SCD1U50V3ZY-GP

1
2

4
3

EC78

DY

SRN33J-5-GP-U

RN4

EC75

EC8

DY

C441

1
2
3
4

R353
100KR2J-1-GP

AD+_2

SC10P50V2JN-4GP

38 BATT_SENSE

EC7

2
R22
0R0402-PAD

DY

D45/D46
Sheet

39
E

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PD

Wistron Corporation

AD+

AD/BATT CONN

8
7
6
5

Date: Monday, March 24, 2008

Size

Title
Document Number

20.80702.007

TYCO-CON7-11-GP

BAT1

ZZZZ

2
3
4
5
6
7
9

8
1

D
D
D
D

P2003EVG-GP

U24
S
S
S
G

BATTERY CONNECTOR

SC10P50V2JN-4GP

R354

R23
100KR2J-1-GP

3D3V_AUX_S5

D17
P4SSMJ24PT-GP

PDTA124EU-1-GP
Q9

BATA_SCL_1
BATA_SDA_1

D1
BAV99PT-GP-U

3D3V_AUX_S5

AD_OFF#_JK

C436
SCD1U50V3ZY-GP

AD_JK

DTC114EUA-1-GP

R1

Q10

C435
SCD1U50V3ZY-GP

BAV99PT-GP-U

1
2

Adaptor in to generate DCBATOUT

DCIN1

2
1
2

1
2

1
2
1
2

1
2

K
A
R1

1
2

R2

200KR2J-L1-GP

SC1U50V5ZY-1-GP

SC1000P50V3JN-GP

SC1000P50V3JN-GP

EC102

H28
HOLE

H22
1
0R0402-PAD

SB

H17
HOLE

H21
HOLE

H31
HOLE

H9
HOLE

H7
HOLE

H30
HOLE

H8
HOLE

H6
HOLE

H25
HOLE

H19
HOLE

H13
HOLE

DY

H16
HOLE

H4
HOLE

PD

UMA

EC46

H29
HOLE

H2
HOLE

UMA

EC35

EC115

EC114

H10
HOLE

H18
HOLE

H11
HOLE

H24
HOLE

H5
HOLE

UMA

EC117

H23
HOLE

H32
HOLE

PD

UMA

EC79

EC14

H15
HOLE

H27
HOLE

UMA

EC118

EC32

3D3V_S0

EC103

H14
HOLE

H3
HOLE

H20
HOLE

H26
HOLE

H1
HOLE

Holes

UMA

EC113

EC13
1
2

EC58

SB

DY

EC82

EC72

1
2

DCBATOUT

EC29

EC73

2
34.42T14.002

SPR5
SPRING-57-GP

34.4B312.002

DY

5V_S0

34.41Y01.001

SPR1
SPRING-5-GP

DY

1
EC109

EC80

SPR4
SPRING-58-GP

34.41Y01.001

SPR6
SPRING-5-GP

SB

34.42T14.002

SPR7
SPRING-57-GP

DY

EC89

1D05V_S0

34.42T14.002

DY

DY

EC116

5V_S0

SPR3
SPRING-57-GP

U23C
TSAHCT125PW-GP

EC105

EC111

12

5V_S0

DY

EC108

DY

EC101

3D3V_LAN_S5

SCD01U50V2ZY-1GP

5V_S5

SC33P50V2JN-3GP

SC33P50V2JN-3GP

SC33P50V2JN-3GP

DY

U23D
TSAHCT125PW-GP

11

34.4B312.002

SPR2
SPRING-58-GP

DY

EC107

DY

EC44

DY

DY

EC106

EC123

1D8V_S3

EC104

EC97

1D8V_S0

EC99

DY

EC12

DY

EC45

DY

EC81

DY

EC95

EC126

1 SC220P50V2JN-3GP KROW7

27,28 KCOL[1..18]

DY

EC71

DY

EC11

DY

EC127

VCC_GFXCORE

DY

EC10

EC27 2

EC42 2

EC43 2

EC28 2

EC40 2

EC25 2

EC26 2

EC21 2

EC22 2

EC16 2

EC19 2

EC20 2

EC17 2

EC18 2

DY

EC100

VGA_CORE

D45/D46
Sheet

40

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PD

Wistron Corporation

1 SC220P50V2JN-3GP KCOL3

DY

1 SC220P50V2JN-3GP KCOL4

DY

1 SC220P50V2JN-3GP KCOL5

DY

1 SC220P50V2JN-3GP KCOL6

DY

1 SC220P50V2JN-3GP KCOL7

1 SC220P50V2JN-3GP KCOL8

DY

DY

1 SC220P50V2JN-3GP KCOL9

1 SC220P50V2JN-3GP KCOL10

DY

DY

1 SC220P50V2JN-3GP KCOL11

1 SC220P50V2JN-3GP KCOL12

DY

DY

1 SC220P50V2JN-3GP KCOL13

1 SC220P50V2JN-3GP KCOL14

DY

DY

1 SC220P50V2JN-3GP KCOL15

1 SC220P50V2JN-3GP KCOL16

DY

DY

SB

EC9

EMI/Spring/Boss
Document Number
Date: Monday, March 17, 2008

Size

Title

1 SC220P50V2JN-3GP KCOL1

DY

1 SC220P50V2JN-3GP KCOL2

DY

1 SC220P50V2JN-3GP KROW1

DY

1 SC220P50V2JN-3GP KROW2

DY

1 SC220P50V2JN-3GP KROW3

DY

1 SC220P50V2JN-3GP KROW4

DY

1 SC220P50V2JN-3GP KROW5

DY

1 SC220P50V2JN-3GP KROW6

DY

DY

EC70

Keyboard EMI Caps

EC125

EC93

1 SC220P50V2JN-3GP KROW8

DY

PD

EC92

DCBATOUT

27,28 KROW[1..8]

EC15 2

EC31 2

EC30 2

EC34 2

EC33 2

EC37 2

EC36 2

EC39 2

EC38 2

EC41 2

DY

EC124

EC94

3D3V_AUX_S5

1
2

5V_CRT_S0

SCD1U16V2ZY-2GP

1
2
1

2
1

1
2

1
2
1
1

SC33P50V2JN-3GP

1
2

1
2
1
1

SC33P50V2JN-3GP

SC33P50V2JN-3GP

2
1
1

SCD01U50V2ZY-1GP
1
1

2
1

EMI Caps

SCD01U50V2ZY-1GP

1
2
1
1
1

1
2

1
2

2
1

2
1
1
2

2
1
SCD1U16V2ZY-2GP

14

SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP

10

1
2

1
2

SCD01U50V2ZY-1GP
1
2

1
2
1
2

SCD01U50V2ZY-1GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP
SCD1U25V2ZY-1GP

SCD1U25V2ZY-1GP

SCD1U16V2ZY-2GP

14

SCD1U16V2ZY-2GP

SCD1U25V2ZY-1GP

SCD1U16V2ZY-2GP

13

SCD1U16V2ZY-2GP
1

SCD1U16V2ZY-2GP
2

1
2
1
2

SCD1U16V2ZY-2GP
1

SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
2

1
2
1

1
2
1

1
2
1

1
2
1

1
2
1

SCD1U25V2ZY-1GP
2

SCD1U25V2ZY-1GP
2

SCD1U25V2ZY-1GP
SCD1U16V2ZY-2GP
1

SCD1U25V2ZY-1GP
SCD1U16V2ZY-2GP
2

SCD1U25V2ZY-1GP
2

SCD1U25V2ZY-1GP
1

SCD1U25V2ZY-1GP
SCD1U16V2ZY-2GP
2

SCD1U16V2ZY-2GP
2

SCD1U16V2ZY-2GP
2

SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
2

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

17,23,25 PCIRST1#

VGA

AF33
AE33
AE35
AE34
AD35
AD34
AC35
AC34
AB33
AA33
AA35
AA34
Y35
Y34
W35
W34
V33
U33
U35
U34
T35
T34
R35
R34

PEG_TXP4
PEG_TXN4
PEG_TXP5
PEG_TXN5
PEG_TXP6
PEG_TXN6
PEG_TXP7
PEG_TXN7
PEG_TXP8
PEG_TXN8
PEG_TXP9
PEG_TXN9
PEG_TXP10
PEG_TXN10
PEG_TXP11
PEG_TXN11
PEG_TXP12
PEG_TXN12
PEG_TXP13
PEG_TXN13
PEG_TXP14
PEG_TXN14
PEG_TXP15
PEG_TXN15

AG35
AG34

PEG_TXP3
PEG_TXN3

AM32

VGA

C263
SC100P50V2JN-3GP

VGA_RST#

AK35
AK34

AJ31
AJ30

AH35
AH34

PEG_TXP2
PEG_TXN2

CLK_PCIE_PEG
CLK_PCIE_PEG#

AJ35
AJ34

PEG_TXP1
PEG_TXN1

100R2F-L1-GP-U

R211
1

3 CLK_PCIE_PEG
3 CLK_PCIE_PEG#

AK33
AJ33

PEG_TXP0
PEG_TXN0

2
1

71.0M82M.00U

216-0707005-00-GP

PERSTB

NC_SMB_DATA
NC_SMBCLK

PCIE_REFCLKP
PCIE_REFCLKN
SM Bus

Clock

PCIE_RX15P
PCIE_RX15N

PCIE_RX14P
PCIE_RX14N

PCIE_RX13P
PCIE_RX13N

PCIE_RX12P
PCIE_RX12N

PCIE_RX11P
PCIE_RX11N

PCIE_RX10P
PCIE_RX10N

PCIE_RX9P
PCIE_RX9N

PCIE_RX8P
PCIE_RX8N

PCIE_RX7P
PCIE_RX7N

PCIE_RX6P
PCIE_RX6N

PCIE_RX5P
PCIE_RX5N

PCIE_RX4P
PCIE_RX4N

PCIE_RX3P
PCIE_RX3N

PCIE_RX2P
PCIE_RX2N

PCIE_RX1P
PCIE_RX1N

PCIE_RX0P
PCIE_RX0N

U41A

VGA

I
N
T
E
R
F
A
C
E

P
C
I
E
X
P
R
E
S
S

PART 1 OF 7

NC_DRAM_0
NC_DRAM_1
NC_AC_BATT
NC_FAN_TACH

PCIE_CALRP

PCIE_CALRN

Calibration

PCIE_TX15P
PCIE_TX15N

PCIE_TX14P
PCIE_TX14N

PCIE_TX13P
PCIE_TX13N

PCIE_TX12P
PCIE_TX12N

PCIE_TX11P
PCIE_TX11N

PCIE_TX10P
PCIE_TX10N

PCIE_TX9P
PCIE_TX9N

PCIE_TX8P
PCIE_TX8N

PCIE_TX7P
PCIE_TX7N

PCIE_TX6P
PCIE_TX6N

PCIE_TX5P
PCIE_TX5N

PCIE_TX4P
PCIE_TX4N

PCIE_TX3P
PCIE_TX3N

PCIE_TX2P
PCIE_TX2N

PCIE_TX1P
PCIE_TX1N

PCIE_TX0P
PCIE_TX0N

AF3
AG9
AK29
AK14

AJ27

AG26

R31
R30

U28
U27

U31
U30

V28
V27

V31
V30

W28
W27

W31
W30

AA28
AA27

AA31
AA30

AB28
AB27

AB31
AB30

AD28
AD27

AD31
AD30

AF28
AF27

AF31
AF30

AG31
AG30

VGA

VGA

1D1V_S0

C268 2
C269 2

C290 2
C291 2

C585 2
C586 2

C274 2
C275 2

C577 2
C578 2

C292 2
C293 2

C589 2
C590 2

C277 2
C278 2

C579 2
C580 2

C294 2
C295 2

C583 2
C584 2

C279 2
C280 2

C575 2
C576 2

C296 2
C297 2

C581 2
C582 2

C573 2
C574 2

2KR2F-3-GP
2
1K27R2F-L-GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

1
R170
VGA_AJ27 1
R191

VGA_AG26

GRXP15
GRXN15

GRXP14
GRXN14

GRXP13
GRXN13

GRXP12
GRXN12

GRXP11
GRXN11

GRXP10
GRXN10

GRXP9
GRXN9

GRXP8
GRXN8

GRXP7
GRXN7

GRXP6
GRXN6

GRXP5
GRXN5

GRXP4
GRXN4

GRXP3
GRXN3

GRXP2
GRXN2

GRXP1
GRXN1

GRXP0
GRXN0

1
VGA
1
VGA

1
VGA
1
VGA

1
VGA
1
VGA

1
VGA
1
VGA

1
VGA
1
VGA

1
VGA
1
VGA

1
VGA
1
VGA

1
VGA
1
VGA

1
VGA
1
VGA

1
VGA
1
VGA

1
VGA
1
VGA

1
VGA
1
VGA

1
VGA
1
VGA

1
VGA
1
VGA

1
VGA
1
VGA

1
VGA
1
VGA

PEG_RXP15
PEG_RXN15

PEG_RXP14
PEG_RXN14

PEG_RXP13
PEG_RXN13

PEG_RXP12
PEG_RXN12

PEG_RXP11
PEG_RXN11

PEG_RXP10
PEG_RXN10

PEG_RXP9
PEG_RXN9

PEG_RXP8
PEG_RXN8

PEG_RXP7
PEG_RXN7

PEG_RXP6
PEG_RXN6

PEG_RXP5
PEG_RXN5

PEG_RXP4
PEG_RXN4

PEG_RXP3
PEG_RXN3

PEG_RXP2
PEG_RXN2

PEG_RXP1
PEG_RXN1

PEG_RXP0
PEG_RXN0

Document Number
Date: Friday, March 14, 2008

Size

Title

ZZZZ

Sheet

D45/D46

M8XM_PCIE
41

of

47

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PEG_TXN[15..0]

PEG_TXP[15..0]

PEG_RXN[15..0]

PEG_RXP[15..0]

PD

Wistron Corporation

7 PEG_TXN[15..0]

7 PEG_TXP[15..0]

7 PEG_RXN[15..0]

7 PEG_RXP[15..0]

2LVDDC

2 LPVDD
0R3-0-U-GP

90D9R3F-GP

R642
1

VGA

SB

VGA_VREFG

2
1MR2J-1-GP

VGA_27M

R643
147R2F-GP

VGA_XIN

SB

OPTIONAL XTAL

XTAL-27MHZ-62-GP
C569
VGA_CRYS

X5

1R472

VGA_CRYS

SB

VGA

R424
10KR2J-3-GP

VGA_CRYS
C570

VGA

VGA

DVALID

PSYNC

VGA

C114

1D1V_S0

DY

GPIO24

TP43

C115

C206

C180
SC1U10V2KX-1GP

VGA

VGA

AR20
AP20

AD12

AG2
AF2
AF1
AE3
AE2
AE1
AD3
AD2
AD1
AD5
AD4
AC3
AC2
AC1
AB3
AB2
AB1
AF5
AF4
AG4
AG3
AD9
AD8
AD7
AB4
AB6
AB7
AB9
AA9
AF8
AF7
AG5
AP9
AR9
AP13
AR13

AN8
AP8
AG1
AH3
AH2
AH1
AJ3
AJ2
AJ1
AK2
AK1
AL3
AL2
AL1
AM3
AM2
AN2
AP3
AR3
AN4
AR4
AP4
AN5
AR5
AP5
AP6
AR6
AN7
AP7
AR7

AK6
AM6

AJ7

AM7

AL7
AK7

AJ9

AM9
AL9

AM12
AL12
AJ12
AH12
AM10
AL10
AJ10
AH10

SCD1U16V2ZY-2GP

VGA

AK4
AM4

AG21

AG19

AR33
AP33

A14
B15

C185
AM35
SC1U10V2KX-1GP

DY

VGA

R127
1KR2J-1-GP

OSC_SPREAD_VGA
GPIO17
2
10KR2J-3-GP

C140
SC2200P50V2KX-2GP
20 VGA_G792_P

VIP_0
VIP_1
VIP_2
VIP_3
VIP_4
VIP_5
VIP_6
VIP_7
VHAD0

DPLLVDDC
1
2
BLM15BD121SN1D-GP

VGA_XIN
VGA_XOUT

20 VGA_G792_N

L4

VGA

L25
1
2
BLM15BD121SN1D-GP

VGA

GPIO22

R125

GPIO11
GPIO12
GPIO13
3.3V_DELAY

C158

47

47
47
47

GPIO8
GPIO9

GPIO0
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPIO6

47
47
47
47
47
47
47

47

47

DVPDATA20
DVPDATA21
DVPDATA22
DVPDATA23

14
14
14
14
14
14
14
14

ATI_TXACLK+
ATI_TXACLKATI_TXAOUT0+
ATI_TXAOUT0ATI_TXAOUT1+
ATI_TXAOUT1ATI_TXAOUT2+
ATI_TXAOUT2-

14

47

47
47
47
47
47
47
47
47

47
47
47
47

14
14
14
14
14
14
14
14

ATI_TXBCLK+
ATI_TXBCLKATI_TXBOUT0+
ATI_TXBOUT0ATI_TXBOUT1+
ATI_TXBOUT1ATI_TXBOUT2+
ATI_TXBOUT2-

USE OSCILLATOR OR CRYSTAL

1D8V_S0

TP42

ATI_LCDVDD_ON

VARY_BL

ATI_BL_ON
47
47

1D1V_S0

DEPENDING ON OSC USED


SELECT VOLTAGE DIVIDER
RESISTOR VALUES C AND B
TO ENSURE XTALIN VOLTAGE
LEVEL OF 1.8V

VGA_CORE

VGA

R210
10KR2J-3-GP

28

AR22
AP22
AN23
AN22
AP23
AR23
AP24
AR24
AP25
AR25

AK24
AL24
AN27
AN26
AP27
AR27
AG24
AH24
AK26
AL26

AJ6

AG7

SC10U6D3V5MX-3GP

VGA_27MSS

R647
147R2F-GP

PLACE VREF DIVIDER


AND CAP CLOSE TO ASIC

SB

TXCLK_LP
TXCLK_LN
TXOUT_L0P
TXOUT_L0N
TXOUT_L1P
TXOUT_L1N
TXOUT_L2P
TXOUT_L2N
TXOUT_L3P
TXOUT_L3N

TXCLK_UP
TXCLK_UN
TXOUT_U0P
TXOUT_U0N
TXOUT_U1P
TXOUT_U1N
TXOUT_U2P
TXOUT_U2N
TXOUT_U3P
TXOUT_U3N

OSC_SPREAD_VGA

3.3V_DELAY

VGA

71.0M82M.00U

216-0707005-00-GP

LPVDD
LPVSS

LVSSR_1
LVSSR_2
LVSSR_3
LVSSR_4
LVSSR_5
LVSSR_6
LVSSR_7
LVSSR_8
LVSSR_9
LVSSR_10
LVSSR_11
LVSSR_12
LVSSR_13
LVSSR_14

LVDDC_1
LVDDC_2

DIGON

ControlVARY_BL

PART 7 OF 7

LVDDR_1
LVDDR_2

SB

AL22
AK22

AM24
AN28
AN21
AN24
AN25
AM22
AP21
AP26
AM27
AR21
AR26
AM26
AJ22
AJ24

AK27
AL27

AJ26
AH26

VGA_CRYS

C157

VGA_27M

249R2F-GP

VGA

R147

VGA

R140
499R2F-2-GP

VGA_27MSS

90D9R3F-GP

R646
1

1D8V_S0

VGA

C234
SC1U10V2KX-1GP

VGA

1
R193

R182
0R2J-2-GP

VGA

OSC_SPREAD

VGA_XIN1

1D8V_S0

1D8V_S0

VGA

2 LVDDR

C159
SC1U10V2KX-1GP

VGA

0R2J-2-GP

R181 1

1D8V_S0

LVDS channel

VIP / I2C

PART 2 OF 7

TX5M_DPB3P
TX5P_DPB3N

TX4M_DPB2P
TX4P_DPB2N

TX3M_DPB1P
TX3P_DPB1N

TXCBM_DPB0P
TXCBP_DPB0N

TX2M_DPA3P
TX2P_DPA3N

TX1M_DPA2P
TX1P_DPA2N

TX0M_DPA1P
TX0P_DPA1N

TXCAM_DPA0P
TXCAP_DPA0N

THERMAL

PLL
CLOCKS

VGA

71.0M82M.00U

216-0707005-00-GP

DMINUS
DPLUS

TS_FDO

DPLL_VDDC

XTALIN
XTALOUT

MPVDD
MPVSS

PCIE_PVDD

DPLL_PVDD
DPLL_PVSS

VREFG

GPIO_0
GPIO_1
GENERAL
GPIO_2
PURPOSE
GPIO_3
I/O
GPIO_4
GPIO_5
GPIO_6
GPIO_7_BLON
GPIO_8_ROMSO
GPIO_9_ROMSI
GPIO_10_ROMSCK
GPIO_11
GPIO_12
GPIO_13
GPIO_14_HPD2
GPIO_15_PWRCNTL_0
GPIO_16_SSIN
GPIO_17_THERMAL_INT
GPIO_18_HPD3
GPIO_19_CTF
GPIO_20_PWRCNTL_1
GPIO_21_BBEN
GPIO_22_ROMCSB
GPIO_23_CLKREQB
GPIO_24_JMODE
GPIO_25_TDI
GPIO_26_TCK
GPIO_27_TMS
GPIO_28_TDO
GEN_A
GEN_B
GEN_C
GEN_D_HPD4
GEN_E
GEN_F
GEN_G

DDC1DATA
DDC1CLK

R2SET

VDD2DI
VSS2DI

A2VSSQ

A2VDDQ

A2VDD

V2SYNC
H2SYNC

C
Y
COMP

B2
B2B

G2
G2B

R2
R2B

VDD1DI
VSS1DI

AVSSQ

AVDD

RSET

HSYNC
VSYNC

DDC4DATA_DP4_AUXN
DDC4CLK_DP4_AUXP

DDC3DATA_DP3_AUXN
DDC3CLK_DP3_AUXP

DDC2CLK

DDC
DP AUX DDC2DATA

DAC2

DAC1

B
BB

G
GB

DVPCNTL__MVP_0
DPA_PVDD
DVPCNTL__MVP_1
DPA_PVSS
DVPCNTL_0
INTEGRATED
DVPCNTL_1
DPB_PVDD
TMDS/DP
DVPCNTL_2
DPB_PVSS
DVPCLK
DVPDATA_0
DPB_VDDR_1
DVPDATA_1 MULTI_GFX
DPB_VDDR_2
DVPDATA_2 EXTERNAL
DPA_VDDR_3
DVPDATA_3 TMDS
DPA_VDDR_4
DVPDATA_4
DVPDATA_5
DPB_VSSR_1
DVPDATA_6
DPB_VSSR_2
DVPDATA_7
DPB_VSSR_3
DVPDATA_8
DPB_VSSR_4
DVPDATA_9
DPB_VSSR_6
DVPDATA_10
DPA_VSSR_5
DVPDATA_11
DPA_VSSR_7
DVPDATA_12
DPA_VSSR_8
DVPDATA_13
DPA_VSSR_9
DVPDATA_14
DPA_VSSR_10
DVPDATA_15
DVPDATA_16
DP_CALR
DVPDATA_17
NC_TPVDDC
DVPDATA_18
NC_TPVSSC
DVPDATA_19
HPD1
DVPDATA_20
DVPDATA_21
DVPDATA_22
R
DVPDATA_23
RB

SDA
SCL

DVALID

PSYNC

VPCLK0
VIPCLK

VPHCTL

VHAD_0
VHAD_1

VIP_0
VIP_1
VIP_2
VIP_3
VIP_4
VIP_5
VIP_6
VIP_7

U41B

VGA

VGA

VGA

VGA

AH14
AG14

AJ5
AJ4

AJ15
AH15

AM29
AL29

AJ21

AH22
AG22

ATI_DDCDATA 15
ATI_DDCCLK 15

ATI_EDID_DATA 14
ATI_EDID_CLK 14

2
715R2F-GP

1D8V_S0

VGA
1
R165

A2VDDQ

AL21
AK21

A2VDD

AM21

AL15
AM15

DY
VGA

VGA

C184

PD

VGA

DY

VGA

R641

SB

1D1V_S0

15
15

L6

ZZZZ

Date:

D45/D46
1

Sheet

42

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation
M8XM_IO
Document Number
Monday, March 24, 2008

Size
Custom

Title

1D8V_S0

3.3V TO 5V LEVEL SHIFT LOGIC REQUIRED


IF DDC1,DDC2 USED ON M8x OR DDC1,DDC2,DDC3
USED ON M7x
DDC3,DDC4 ARE 5V TOLERANT ON M8x

1D8V_S0

SB

VGA

C241
SC1U10V2KX-1GP

VGA

1
2
BLM15BD121SN1D-GP

ATI_CRT_BLUE 15

ATI_CRT_GREEN

ATI_CRT_RED

3.3V_DELAY

C300
SC1U10V2KX-1GP

2
0R3-0-U-GP
2
0R3-0-U-GP

VGA
1
R161
1
R176

VGA
C210
C177
SC1U10V2KX-1GP
SC1U10V2KX-1GP

DY

2 75R2F-2-GP
2 0R2J-2-GP

2 75R2F-2-GP
2 0R2J-2-GP

1
AVDD1D8

R640

IF Y,C,COMP OR R2,G2,B2 ARE USED


R2B,G2B,B2B MUST BE CONNECTED
TO GROUND OR TERMINATED AT
CONNECTOR

PLACE OR RESISTORS CLOSE TO ASIC

VGA

R639

OPTIONAL STRAP TO GROUND


FOR RB,GB,BB
SEE DAC1_RGB SHEET

1 R443
2 0R2J-2-GP

ATI_TV_CRMA 15
ATI_TV_LUMA 15

VGA_B2
R151 1
VGA_B2B R148 1

DY
VGA

VGA_G2 R153 1
VGA_G2B R150 1

AM18
AL18

VGA

15
15

2 0R0402-PAD

1D8V_S0

C195VGA

2 0R0402-PAD

2
499R2F-2-GP

ATI_HSYNC
ATI_VSYNC

VGA_BB R192 1

DY
VGA

AM17
AL17

VGA

C143

2 0R0402-PAD

Close to VGA

VGA_GB R200 1

VGA_RB R461 1

VGA_R2
75R2F-2-GP 2
VGA_R2B R441 1

AK19
AK18
AK17

VGA

C188

2
150R2F-1-GP

AM19
AL19

AR28
AP28

AP32

1
R154

VGA

PLACE OR RESISTORS CLOSE TO ASIC

VGA_DP

AN31 VGA_RSET1
R205
AR32

AN29
AN30

AR29
AP29

AR30
AP30

AR31
AP31

AG15
AH18
AG18
AG6

AN18
AP18
AR18
AN16
AN17
AN15
AN11
AN12
AN13
AN14

AN19
AN20
AP19
AR19

AH17
AG17

AM14
AL14

AR17
AP17

AR16
AP16

AR15
AP15

AR14
AP14

AR12
AP12

AR11
AP11

AR10
AP10

AN9
AN10

1
2

1
2
1

U41F

SC1P50V2CN-1GP

1
2

1
2

SB

2
1
2

1
2

1
2

SC1P50V2CN-1GP

1
2

2
1
2

SCD1U16V2ZY-2GP
2

SC1U10V2KX-1GP
1

1
2

2
1
2

SC1U10V2KX-1GP
2

SC1U10V2KX-1GP
2

SC1U10V2KX-1GP

SC1U10V2KX-1GP
1

150R2F-1-GP
2

150R2F-1-GP

150R2F-1-GP

SC1U10V2KX-1GP

A2
A34
C3
C5
A4
C18
A21
C23
C11
C13
C14
A18
A11
C26
C33
F35
R7
G10
F15
H17
G21
D29
A29
G1
F14
J15
E19
E22
E24
D7
G9
F26
G29
D33
M5
G4
E10
E12
F17
G18
G22
F30
J35
J18
H19
J21
F7
J12
J24
J26
K30
J32
F33
K6
K9
K14
K15
K17
K18
K19
K21
K22
M28
K3
L33

CORE GND

VGA

71.0M82M.00U

216-0707005-00-GP

VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9
VSS_10
VSS_11
VSS_12
VSS_13
VSS_14
VSS_15
VSS_16
VSS_17
VSS_18
VSS_19
VSS_20
VSS_21
VSS_22
VSS_23
VSS_24
VSS_25
VSS_26
VSS_27
VSS_28
VSS_29
VSS_30
VSS_31
VSS_32
VSS_33
VSS_34
VSS_35
VSS_36
VSS_37
VSS_38
VSS_39
VSS_40
VSS_41
VSS_42
VSS_43
VSS_44
VSS_45
VSS_46
VSS_47
VSS_48
VSS_49
VSS_50
VSS_51
VSS_52
VSS_53
VSS_54
VSS_55
VSS_56
VSS_57
VSS_58
VSS_59
VSS_60
VSS_61
VSS_62
VSS_63
VSS_64
VSS_65

Part 6 of 7

MECH_1
MECH_2
MECH_3

VSS_66
VSS_67
VSS_68
VSS_69
VSS_70
VSS_71
VSS_72
VSS_73
VSS_74
VSS_75
VSS_76
VSS_77
VSS_78
VSS_79
VSS_80
VSS_81
VSS_82
VSS_83
VSS_84
VSS_85
VSS_86
VSS_87
VSS_88
VSS_89
VSS_90
VSS_91
VSS_92
VSS_93
VSS_94
VSS_95
VSS_96
VSS_97
VSS_98
VSS_99
VSS_100
VSS_101
VSS_102
VSS_103
VSS_104
VSS_105
VSS_106
VSS_107
VSS_108
VSS_109
VSS_110
VSS_111
VSS_112
VSS_113
VSS_114
VSS_115
VSS_116
VSS_117
VSS_118
VSS_119
VSS_120
VSS_121
VSS_122
VSS_123
VSS_124
VSS_125
VSS_126
VSS_127
VSS_128
VSS_129
VSS_130
VSS_131
VSS_132
VSS_133
VSS_134
VSS_135
VSS_136
VSS_137
VSS_138
VSS_139
VSS_140
VSS_141
VSS_142
VSS_143
VSS_144
VSS_145
VSS_146
VSS_147
VSS_148
VSS_149
VSS_150
VSS_151
VSS_152
VSS_153
VSS_154
VSS_155
VSS_156
VSS_157
VSS_158
VSS_159
VSS_160
VSS_161
VSS_162
VSS_163
VSS_164
VSS_165
VSS_166
TP94
TP88
TP93

32,34,35,36 CPUCORE_ON

C510

C132

1D8V_S0

C176

DY

2
0R3-0-U-GP

R111

C198

C136

C285

VGA

C520

VGA

VGA

C146

VGA

C162

U13
V13

W13
AA13

C2
L2

B2
L1

B25
B32

A25
A32

AN1
AP1

AP2
AR2

AE14
AE15
AF12
AE17

R11
R25
U11
U25

AA11
AB11
AD10
AF10

D1
A8
A12
A16
A20
A24
A28
B1
H1
H35
L18
L19
L21
L22
M10
M35
P10
T1
Y1
B35
M1
D35
K10
K12
K24
K26
L14
L15
L17

VGA_PWRGD_3

VGA

C111

VGA_PWRGD_2 G

VGA

Q6
FDN304P-1-GP

OPTIONAL RC NETWORK
TO FINE TUNE
POWER SEQUENCING

VGA

75KR2F-GP

R105

1D8V_S0

VGA

C165

( 3.3V @ 50MA VDDR3)

VGA

R146
0R2J-2-GP

1D8V_S0

VGA

C181

VGA

VGA

C150

VGA

C134

VGA

C221

VGA

VDDCT
1
2
R132 0R3-0-U-GP

VGA

C135

VGA

VGA

C271

VGA

2VGA_PWRGD_1 1
0R3-0-U-GP

R104

VGA

3.3V_DELAY

VGA

C243

VGA

R149
0R2J-2-GP

VGA_CORE

VGA

C130

VGA

C179

VGA

C284

VGA

VGA

SC10U6D3V5MX-3GP
SC10U6D3V5MX-3GP
SC10U6D3V5MX-3GP
SC10U6D3V5MX-3GP

1
2

C506

1
2

1
2

VGA

1
2

1
2

1D8V_S0

37 VGACORE_PWRGD

A35 MECH_1
AR1 MECH_2
AR35 MECH_3

P6
M9
M26
K28
M32
N14
N17
N19
N22
N33
N3
R5
U8
P13
P15
P18
P21
P23
P26
P29
P30
R1
U5
P9
R10
R14
R17
R19
R22
V3
AK9
U10
U15
U18
U21
U23
V7
W8
V10
V14
V17
V19
V22
V1
AK12
V9
W10
W15
W18
W21
W23
AA6
AA10
AA14
AA17
AA19
AA22
AB8
AB10
AB13
AB15
AB18
AB21
AB23
AC14
AC17
AC19
AC22
AF9
AD6
AB5
AD24
W5
AF6
AF14
AF21
AF22
AK10
AF17
AF18
AF19
AA3
AG12
AJ14
AH21
D4
AF15
AG10
AN6
AK15
AJ17
AJ18
AJ19
AF24
AN32
AK3
AN3
AR8
AM1
AK30
V11
1

1
2

PCIE_VSS_1
PCIE_VSS_2
PCIE_VSS_3
PCIE_VSS_4
PCIE_VSS_5
PCIE_VSS_6
PCIE_VSS_7
PCIE_VSS_8
PCIE_VSS_9
PCIE_VSS_10
PCIE_VSS_11
PCIE_VSS_12
PCIE_VSS_13
PCIE_VSS_14
PCIE_VSS_15
PCIE_VSS_16
PCIE_VSS_17
PCIE_VSS_18
PCIE_VSS_19
PCIE_VSS_20
PCIE_VSS_21
PCIE_VSS_22
PCIE_VSS_23
PCIE_VSS_24
PCIE_VSS_25
PCIE_VSS_26
PCIE_VSS_27
PCIE_VSS_28
PCIE_VSS_29
PCIE_VSS_30
PCIE_VSS_31
PCIE_VSS_32
PCIE_VSS_33
PCIE_VSS_34
PCIE_VSS_35
PCIE_VSS_36
PCIE_VSS_37
PCIE_VSS_38
PCIE_VSS_39
PCIE_VSS_40
PCIE_VSS_41
PCIE_VSS_42
PCIE_VSS_43
1
2

VGA

VGA

Q5
2N7002-11-GP

VGA

R117
100KR2J-1-GP

PART 5 OF 7

3D3V_S0

71.0M82M.00U

216-0707005-00-GP

BBP_1
BBP_2

BBN_1
BBN_2

VSSRHB_1
VSSRHB_2

VDDRHB_1
VDDRHB_2

VSSRHA_1
VSSRHA_2

VDDRHA_1
VDDRHA_2

VDDR5_1
VDDR5_2

VDDR4_1
VDDR4_2

VDDR3_1
VDDR3_2
VDDR3_3
VDDR3_4

VDD_CT_5
VDD_CT_6
VDD_CT_7
VDD_CT_8

VDD_CT_1
VDD_CT_2
VDD_CT_3
VDD_CT_4

VDDR1_1
VDDR1_2
VDDR1_3
VDDR1_4
VDDR1_5
VDDR1_6
VDDR1_7
VDDR1_8
VDDR1_9
VDDR1_10
VDDR1_11
VDDR1_12
VDDR1_13
VDDR1_14
VDDR1_15
VDDR1_16
VDDR1_17
VDDR1_18
VDDR1_19
VDDR1_20
VDDR1_21
VDDR1_22
VDDR1_23
VDDR1_24
VDDR1_25
VDDR1_26
VDDR1_27
VDDR1_28
VDDR1_29

U41D

P
O
W
E
R

PCI-Express

PCIE_VDDR_1
PCIE_VDDR_2
PCIE_VDDR_3
PCIE_VDDR_4
PCIE_VDDR_5
PCIE_VDDR_6
PCIE_VDDR_7
PCIE_VDDR_8

VDDCI_1
VDDCI_2
VDDCI_3
VDDCI_4

VDDC_1
VDDC_2
VDDC_3
VDDC_4
VDDC_5
VDDC_6
VDDC_7
VDDC_8
VDDC_9
VDDC_10
VDDC_11
VDDC_12
VDDC_13
VDDC_14
VDDC_15
VDDC_16
VDDC_17
VDDC_18
VDDC_19
VDDC_20
VDDC_21
VDDC_22
VDDC_23
VDDC_24
VDDC_25
VDDC_26
VDDC_27
VDDC_28
VDDC_29
VDDC_30
VDDC_31
VDDC_32
VDDC_33
VDDC_34
VDDC_35
VDDC_36
VDDC_37
VDDC_38
VDDC_39
VDDC_40
VDDC_41
VDDC_42
VDDC_43
VDDC_44

PCIE_VDDC_1
PCIE_VDDC_2
PCIE_VDDC_3
PCIE_VDDC_4
PCIE_VDDC_5
PCIE_VDDC_6
PCIE_VDDC_7
PCIE_VDDC_8
PCIE_VDDC_9
PCIE_VDDC_10
PCIE_VDDC_11
PCIE_VDDC_12

Core

U41E

2
1
2

1
2
1
2

P33
P34
P35
R27
R28
R29
R32
R33
U29
U32
V29
V32
T33
V34
V35
W29
W32
W33
AA29
AA32
AB29
AB32
Y33
AB34
AB35
AC33
AD29
AD32
AF29
AF32
AD33
AF34
AF35
AG27
AG29
AG32
AG33
AJ29
AJ32
AH33
AL34
AL35
AK32

2
1

1
2

1
2
1
2

M12
M24
P11
P25

N13
N15
N18
N21
N23
P14
P17
P19
P22
V18
V21
V23
W14
W17
W19
W22
AA15
AA18
AA21
AA23
AB14
AB17
AB19
AB22
AC13
AC15
AC18
AC21
AC23
AE18
AE22
AE19
AE21
R13
R15
R18
R21
R23
U14
U17
U19
U22
V15
W11

R26
U26
V25
V26
W25
W26
AA25
AD26
AF26
AA26
AB25
AB26

AR34
AL33
AM33
AN33
AN34
AN35
AP34
AP35

1
2

C613

VGA

C616

VGA

C168

VGA

C193

VGA

VGA

C148

VGA

VGA

C310

C507

VGA

C224

C219

VGA

C161

VGA

C167

VGA

VGA

C156

VGA

C287

C160

C298

VGA

C217

VGA

C200

VGA

VGA

C182

VGA

C523

VGA

C220

VGA

C209

VGA

C208

C218

PCIE_VDDC

PCIE_VDDR

VGA_CORE_VDDCI

VGA

1
2

1
2

1
2
1
2
1
2

SC1U10V2KX-1GP
1

SC1U10V2KX-1GP
1

SC1U10V2KX-1GP

Back
Bias

I/O Internal
Memory I/O
Clock

SC10U6D3V5MX-3GP
SC10U6D3V5MX-3GP
SC10U6D3V5MX-3GP
SC10U6D3V5MX-3GP
SC10U6D3V5MX-3GP

SC10U6D3V5MX-3GP
1

1
2

2
1

2
1

1
2

SC1U10V2KX-1GP
SC1U10V2KX-1GP
2

SC1U10V2KX-1GP
SC1U10V2KX-1GP
SCD1U16V2ZY-2GP
1

Memory I/O
SC1U10V2KX-1GP

SC1U10V2KX-1GP

SC1U10V2KX-1GP

SC1U10V2KX-1GP
1

SC1U10V2KX-1GP
SC1U10V2KX-1GP
2

SC1U10V2KX-1GP
SC1U10V2KX-1GP
SC1U10V2KX-1GP

1
C183

C203

VGA

VGA

BLM15BB121SN-GP

L2

VGA

C142

VGA_CORE

VGA

VGA

VGA
R212
1
2
0R3-0-U-GP

C620

VGA

C169

VGA

2
1

SC1U10V2KX-1GP
2

SC1U10V2KX-1GP
1

SC10U6D3V5MX-3GP
2

SC1U10V2KX-1GP
SC1U10V2KX-1GP
SC1U10V2KX-1GP
2

SC1U10V2KX-1GP
SC1U10V2KX-1GP

SCD1U16V2ZY-2GP

SC1U10V2KX-1GP
1

SC1U10V2KX-1GP
SC1U10V2KX-1GP
SC1U10V2KX-1GP
2

SCD1U16V2ZY-2GP
SC1U10V2KX-1GP
1

SCD1U16V2ZY-2GP

1
2

SC10U6D3V5MX-3GP
1
C131

D45/D46
Sheet

43

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation

1D1V_S0

M8XM_POWER
Date: Friday, March 14, 2008

Size
Custom

Title

ZZZZ

VGA
R115
1
2
0R3-0-U-GP

Document Number

1D8V_S0

VGA

SC1U10V2KX-1GP
SCD1U16V2ZY-2GP

SC1U10V2KX-1GP

SC1U10V2KX-1GP

SC1U10V2KX-1GP

SC10U6D3V5MX-3GP

SCD1U16V2ZY-2GP

PCI-Express GND

A_BA0
A_BA1

A_A12

45,46
45,46

45,46

A_A12

A_BA0
A_BA1

MAA[11..0]

MDA[63..0]

DQMA#[7..0]

RDQSA[7..0]

WDQSA[7..0]

CLKA1
CLKA1#

CLKA0
CLKA0#

CSA1_0#

CSA0_0#

CKEA0
CKEA1

WEA0#
WEA1#

CASA0#
CASA1#

RASA0#
RASA1#

ODTA0
ODTA1

VGA

VGA

VGA

R474
100R2J-2-GP

VGA

R473
100R2J-2-GP

**

**

1D8V_S0
R475
100R2J-2-GP

**

C571

VGA

C572

VGA

R476
**100R2J-2-GP

1D8V_S0

PLACE MVREF DIVIDERS


AND CAPS CLOSE TO ASIC

MAA[11..0]

45,46

45,46 MDA[63..0]

45,46 DQMA#[7..0]

45,46 RDQSA[7..0]

45,46 WDQSA[7..0]

CSA1_0#

46

CLKA1
CLKA1#

CSA0_0#

45

46
46

CKEA0
CKEA1

45
46

CLKA0
CLKA0#

WEA0#
WEA1#

45
46

45
45

CASA0#
CASA1#

45
46

RASA0#
RASA1#

45
46

ODTA0
ODTA1

45
46

MVREFDA
MVREFSA

MDA0
MDA1
MDA2
MDA3
MDA4
MDA5
MDA6
MDA7
MDA8
MDA9
MDA10
MDA11
MDA12
MDA13
MDA14
MDA15
MDA16
MDA17
MDA18
MDA19
MDA20
MDA21
MDA22
MDA23
MDA24
MDA25
MDA26
MDA27
MDA28
MDA29
MDA30
MDA31
MDA32
MDA33
MDA34
MDA35
MDA36
MDA37
MDA38
MDA39
MDA40
MDA41
MDA42
MDA43
MDA44
MDA45
MDA46
MDA47
MDA48
MDA49
MDA50
MDA51
MDA52
MDA53
MDA54
MDA55
MDA56
MDA57
MDA58
MDA59
MDA60
MDA61
MDA62
MDA63

VGA

AM34

N35
N34

P27
P28
P31
P32
M27
K29
K31
K32
M33
M34
L34
L35
J33
J34
H33
H34
K27
J29
J30
J31
F29
F32
D30
D32
G33
G34
G35
F34
D34
C34
C35
B34
C24
B24
B23
A23
C21
B21
C20
B20
J22
H22
F22
D21
J19
G19
F19
D19
C19
B19
A19
B18
C16
B16
C15
A15
H18
F18
E18
D18
J17
G15
E15
D15

Part 3 of 7

MEMORY INTERFACE A

ODTA0
ODTA1
CLKA0
CLKA1
CLKA0#
CLKA1#
RASA0#
RASA1#

C31
C25
A33
A26
B33
B26
A31
D24

100R

MVREF TO GND

100R

C29
D22

B31
F24

G24
H24

A30
B30

100R

40.2R

DDR3

WEA0#
WEA1#

CKEA0
CKEA1

CSA1_0#

CSA0_0#

CASA0#
CASA1#

WDQSA0
WDQSA1
WDQSA2
WDQSA3
WDQSA4
WDQSA5
WDQSA6
WDQSA7

M31
K35
G32
E35
A22
E21
A17
E17

C32
H26

RDQSA0
RDQSA1
RDQSA2
RDQSA3
RDQSA4
RDQSA5
RDQSA6
RDQSA7

DQMA#0
DQMA#1
DQMA#2
DQMA#3
DQMA#4
DQMA#5
DQMA#6
DQMA#7

A_BA0
A_BA1

MAA0
MAA1
MAA2
MAA3
MAA4
MAA5
MAA6
MAA7
MAA8
MAA9
MAA10
MAA11
A_A12

M30
K34
G31
E34
B22
F21
B17
D17

M29
K33
G30
E33
C22
H21
C17
G17

C27
B28
B27
G26
F27
E27
D27
J27
E29
C30
E26
A27
G27
D26
C28
B29

MVREF TO 1.8V

WEA0#
WEA1#

CKEA0
CKEA1

CSA1_0#
CSA1_1#

CSA0_0#
CSA0_1#

CASA0#
CASA1#

RASA0#
RASA1#

CLKA0#
CLKA1#

CLKA0
CLKA1

ODTA0
ODTA1

QSA_0B
QSA_1B
QSA_2B
QSA_3B
QSA_4B
QSA_5B
QSA_6B
QSA_7B

QSA_0
QSA_1
QSA_2
QSA_3
QSA_4
QSA_5
QSA_6
QSA_7

DQMA_0#
DQMA_1#
DQMA_2#
DQMA_3#
DQMA_4#
DQMA_5#
DQMA_6#
DQMA_7#

MAA_0
MAA_1
MAA_2
MAA_3
MAA_4
MAA_5
MAA_6
MAA_7
MAA_8
MAA_9
MAA_10
MAA_11
MAA_A12
MAA_BA2
MAA_BA0
MAA_BA1

DDR2

write strobe
read strobe

**
DIVIDER RESISTORS

71.0M82M.00U

216-0707005-00-GP

NC#AM34

MVREFDA
MVREFSA

DQA_0
DQA_1
DQA_2
DQA_3
DQA_4
DQA_5
DQA_6
DQA_7
DQA_8
DQA_9
DQA_10
DQA_11
DQA_12
DQA_13
DQA_14
DQA_15
DQA_16
DQA_17
DQA_18
DQA_19
DQA_20
DQA_21
DQA_22
DQA_23
DQA_24
DQA_25
DQA_26
DQA_27
DQA_28
DQA_29
DQA_30
DQA_31
DQA_32
DQA_33
DQA_34
DQA_35
DQA_36
DQA_37
DQA_38
DQA_39
DQA_40
DQA_41
DQA_42
DQA_43
DQA_44
DQA_45
DQA_46
DQA_47
DQA_48
DQA_49
DQA_50
DQA_51
DQA_52
DQA_53
DQA_54
DQA_55
DQA_56
DQA_57
DQA_58
DQA_59
DQA_60
DQA_61
DQA_62
DQA_63

U41C

R142
100R2J-2-GP

VGA

R141
100R2J-2-GP

VGA

C151

VGA

R143
100R2J-2-GP

VGA

R144
100R2J-2-GP

VGA

**

**

C152

VGA

R136
4K7R2J-2-GP

VGA

VGA

R137

VGA

1
R194

PLACE MVREF DIVIDERS


AND CAPS CLOSE TO ASIC

1D8V_S0

**

**

1D8V_S0

NOTE: FOR DUAL RANK CONNECTIONS


USE THE CSxxB_1 CHIP SELECT PINS

VGA

R133
240R2F-1-GP

2
1KR2J-1-GP

B14
A13

H15
G14
E14
D14
H12
G12
F12
D10
B13
C12
B12
B11
C9
B9
A9
B8
J10
H10
F10
D9
G7
G6
F6
D6
C8
C7
B7
A7
B5
A5
C4
B4
M3
M2
N2
N1
R3
R2
T3
T2
M8
M7
P5
P4
R9
R8
R6
U4
U3
U2
U1
V2
Y3
Y2
AA2
AA1
U9
U7
U6
V4
W9
W7
W6
W4

VGA_TESTEN
AM30
VGA_TEST_MCLK AA8
VGA_TEST_YCLK AA7
VGA_MEMTEST
AA5
AH19

MVREFDB
MVREFSB

Part 4 of 7

1D8V_S0

DRAM_RST

WEB0#
WEB1#

CKEB0
CKEB1

CSB1_0#
CSB1_1#

CSB0_0#
CSB0_1#

CASB0#
CASB1#

RASB0#
RASB1#

CLKB0#
CLKB1#

CLKB0
CLKB1

ODTB0
ODTB1

QSB_0B
QSB_1B
QSB_2B
QSB_3B
QSB_4B
QSB_5B
QSB_6B
QSB_7B

QSB_0
QSB_1
QSB_2
QSB_3
QSB_4
QSB_5
QSB_6
QSB_7

DQMB_0#
DQMB_1#
DQMB_2#
DQMB_3#
DQMB_4#
DQMB_5#
DQMB_6#
DQMB_7#

MAB_0
MAB_1
MAB_2
MAB_3
MAB_4
MAB_5
MAB_6
MAB_7
MAB_8
MAB_9
MAB_10
MAB_11
MAB_A12
MAB_BA2
MAB_BA0
MAB_BA1

R130
2

Document Number

D45/D46
1

Sheet

44

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation

VGA

4K7R2J-2-GP

AA4 VGA_DRAM_RST

F2
M6

E3
K8

L3
M4

E1
E2

C1
K4

D3
K7

B3
K2

A3
K1

D2
K5

H14
A10
E9
A6
P1
P7
W1
V5

J14
B10
F9
B6
P2
P8
W2
V6

D12
C10
E7
C6
P3
R4
W3
V8

H2
H3
J3
J5
J4
J6
G5
J9
F3
F4
J1
J2
J7
F1
G2
G3

M8XM_MEMORY

write strobe read strobe


Date: Friday, March 14, 2008

Size
A3

Title

ZZZZ

VGA

71.0M82M.00U

216-0707005-00-GP

TESTEN
TEST_MCLK
TEST_YCLK
MEMTEST
PLLTEST

MVREFDB
MVREFSB

DQB_0
DQB_1
DQB_2
DQB_3
DQB_4
DQB_5
DQB_6
DQB_7
DQB_8
DQB_9
DQB_10
DQB_11
DQB_12
DQB_13
DQB_14
DQB_15
DQB_16
DQB_17
DQB_18
DQB_19
DQB_20
DQB_21
DQB_22
DQB_23
DQB_24
DQB_25
DQB_26
DQB_27
DQB_28
DQB_29
DQB_30
DQB_31
DQB_32
DQB_33
DQB_34
DQB_35
DQB_36
DQB_37
DQB_38
DQB_39
DQB_40
DQB_41
DQB_42
DQB_43
DQB_44
DQB_45
DQB_46
DQB_47
DQB_48
DQB_49
DQB_50
DQB_51
DQB_52
DQB_53
DQB_54
DQB_55
DQB_56
DQB_57
DQB_58
DQB_59
DQB_60
DQB_61
DQB_62
DQB_63

U41G

MEMORY INTERFACE B

2
1

1
2

1
2

1
2

1
2
1
2

1
2

1
2

SCD1U16V2ZY-2GP

4K7R2J-2-GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

VGA

RDQSA0
WDQSA0

VGA

VGA

C530

1D8V_S0

C647

VGA

C347

NC#A2
NC#E2
NC#L1
NC#R3
NC#R7
NC#R8

VREF

UDQS
UDQS

LDQS
LDQS

ODT

LDM
UDM

CAS

RAS

WE

CS

CKE

CK
CK

A12
A11
A10/AP
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0

VSS1
VSS2
VSS3
VSS4
VSS5

VSSQ1
VSSQ2
VSSQ3
VSSQ4
VSSQ5
VSSQ6
VSSQ7
VSSQ8
VSSQ9
VSSQ10

VDDL
VSSDL

VDD1
VDD2
VDD3
VDD4
VDD5

VDDQ1
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VDDQ10

VGA

VGA

VGA

C619

A3
E3
J3
N1
P9

A7
B2
B8
D2
D8
E7
F2
F8
H2
H8

J1
J7

A1
E1
J9
M9
R1

A9
C1
C3
C7
C9
E9
G1
G3
G7
G9

B9
B1
D9
D1
D3
D7
C2
C8
F9
F1
H9
H1
H3
H7
G2
G8

PD

1D8V_S0

C646

L32
VGA
1
2
BLM15BB121SN-GP
VRAM_VDDL1

MDA6
MDA1
MDA4
MDA2
MDA7
MDA0
MDA3
MDA5
MDA22
MDA16
MDA23
MDA18
MDA19
MDA20
MDA17
MDA21

VGA

VGA

C286

VGA

C315

VGA

C245

VGA

C314

CLKA0

VGA

R242
56R2J-4-GP

VGA

VGA

RDQSA3
WDQSA3

RDQSA1
WDQSA1

ODTA0

DQMA#1
DQMA#3

CASA0#

RASA0#

WEA0#

CSA0_0#

CKEA0

CLKA0#
CLKA0

A_A12
MAA11
MAA10
MAA9
MAA8
MAA7
MAA6
MAA5
MAA4
MAA3
MAA2
MAA1
MAA0

A_BA0
A_BA1

VGA

C244

1D8V_S0

VGA

C346

(SSTL-1.8) VREF = .5*VDDQ


VRAM_VREF2

1D8V_S0

R241
4K99R2F-L-GP

VGA

SC470P50V2KX-3GP

C348

R239
4K99R2F-L-GP

VGA

C645

2nd source72.55162.00U

HYB18T512161B2F-25-GP

C525

A2
E2
L1
R3
R7
R8

J2

B7
A8

F7
E8

K9

F3
B3

L7

K7

K3

L8

K2

K8
J8

R2
P7
M2
P3
P8
P2
N7
N3
N8
N2
M7
M3
M8

DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0

VGA

R243
56R2J-4-GP

1
2

CLKA0#

VSS1
VSS2
VSS3
VSS4
VSS5

VSSQ1
VSSQ2
VSSQ3
VSSQ4
VSSQ5
VSSQ6
VSSQ7
VSSQ8
VSSQ9
VSSQ10

VDDL
VSSDL

VDD1
VDD2
VDD3
VDD4
VDD5

VDDQ1
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VDDQ10

DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0

VGA

VGA

VGA

C225

PD

HYB18T512161B2F-25-GP

NC#A2
NC#E2
NC#L1
NC#R3
NC#R7
NC#R8

VREF

UDQS
UDQS

LDQS
LDQS

ODT

LDM
UDM

CAS

RAS

WE

CS

CKE

CK
CK

A12
A11
A10/AP
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0

BA0
BA1

U46

C155

A2
E2
L1
R3
R7
R8

J2

B7
A8

F7
E8

K9

F3
B3

L7

K7

K3

L8

K2

K8
J8

R2
P7
M2
P3
P8
P2
N7
N3
N8
N2
M7
M3
M8

L2
L3

A3
E3
J3
N1
P9

A7
B2
B8
D2
D8
E7
F2
F8
H2
H8

J1
J7

A1
E1
J9
M9
R1

A9
C1
C3
C7
C9
E9
G1
G3
G7
G9

B9
B1
D9
D1
D3
D7
C2
C8
F9
F1
H9
H1
H3
H7
G2
G8

VGA

C276

1D8V_S0

VGA

C153

VGA

C608

VGA

C154

L29
VGA
1
2
BLM15BB121SN-GP
VRAM_VDDL2

MDA31
MDA25
MDA29
MDA26
MDA27
MDA28
MDA24
MDA30
MDA14
MDA8
MDA12
MDA9
MDA13
MDA10
MDA11
MDA15

C171

ZZZZ

SC10U6D3V5MX-3GP

VGA

C371

A_A12

A_BA1
A_BA0

A_A12

A_BA1
A_BA0

MAA[11..0]

MDA[63..0]

DQMA#[7..0]

RDQSA[7..0]

WDQSA[7..0]

Date: Monday, March 24, 2008

D45/D46
1

Sheet

45

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation

PD

CSA0_0#

CKEA0

WEA0#

CASA0#

RASA0#

ODTA0

VRAM DDR2 A

VGA

C242

44,46

44,46
44,46

44,46 MAA[11..0]

44,46 MDA[63..0]

44,46 DQMA#[7..0]

44,46 RDQSA[7..0]

Document Number

SCD1U16V2ZY-2GP

Size
A3

ODTA0

CSA0_0#

CKEA0

WEA0#

CASA0#

RASA0#

44,46 WDQSA[7..0]

44

44

44

44

44

44

SCD1U16V2ZY-2GP

Title

C611

VGA

VGA

SC1U10V2KX-1GP

R491
4K99R2F-L-GP

VGA

RDQSA2
WDQSA2

ODTA0

DQMA#2
DQMA#0

CASA0#

RASA0#

WEA0#

CSA0_0#

CKEA0

CLKA0#
CLKA0

(SSTL-1.8) VREF = .5*VDDQ


VRAM_VREF1

1D8V_S0

R492
4K99R2F-L-GP

BA0
BA1

1
2

A_A12
MAA11
MAA10
MAA9
MAA8
MAA7
MAA6
MAA5
MAA4
MAA3
MAA2
MAA1
MAA0

1
2

U48

1
2

L2
L3

1
2

A_BA0
A_BA1

1
2

1
2

1
2

2
1
2

1
2
1
2

1
2

1
2

1
2

CLKA0

CLKA0#

1
2

1
2
1

44

44

1
2

1
2

1
2

1
2

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SC1U10V2KX-1GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD01U50V2ZY-1GP

SC1U10V2KX-1GP

SC10U6D3V5MX-3GP

SC10U6D3V5MX-3GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD01U50V2ZY-1GP

SC1U10V2KX-1GP

SC10U6D3V5MX-3GP

VGA

RDQSA4
WDQSA4

VGA

VGA

C564

1D8V_S0

C283

C591

VGA

NC#A2
NC#E2
NC#L1
NC#R3
NC#R7
NC#R8

VREF

UDQS
UDQS

LDQS
LDQS

ODT

LDM
UDM

CAS

RAS

WE

CS

CKE

CK
CK

A12
A11
A10/AP
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0

VSS1
VSS2
VSS3
VSS4
VSS5

VSSQ1
VSSQ2
VSSQ3
VSSQ4
VSSQ5
VSSQ6
VSSQ7
VSSQ8
VSSQ9
VSSQ10

VDDL
VSSDL

VDD1
VDD2
VDD3
VDD4
VDD5

VDDQ1
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VDDQ10

VGA

VGA

VGA

C632

HYB18T512161B2F-25-GP

C164

A2
E2
L1
R3
R7
R8

J2

B7
A8

F7
E8

K9

F3
B3

L7

K7

K3

L8

K2

K8
J8

R2
P7
M2
P3
P8
P2
N7
N3
N8
N2
M7
M3
M8

DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0

VGA

C644

A3
E3
J3
N1
P9

A7
B2
B8
D2
D8
E7
F2
F8
H2
H8

J1
J7

A1
E1
J9
M9
R1

A9
C1
C3
C7
C9
E9
G1
G3
G7
G9

B9
B1
D9
D1
D3
D7
C2
C8
F9
F1
H9
H1
H3
H7
G2
G8

VGA

C626

PD

1D8V_S0

R175
56R2J-4-GP

CLKA1#

CLKA1

VGA

VGA

VGA

VGA

C318

VGA

C332

RDQSA7
WDQSA7

RDQSA6
WDQSA6

ODTA1

DQMA#6
DQMA#7

CASA1#

RASA1#

WEA1#

CSA1_0#

CKEA1

CLKA1#
CLKA1

A_A12
MAA11
MAA10
MAA9
MAA8
MAA7
MAA6
MAA5
MAA4
MAA3
MAA2
MAA1
MAA0

A_BA0
A_BA1

VGA

C172

VGA

C636

1D8V_S0

L2
L3

PD

A2
E2
L1
R3
R7
R8

J2

B7
A8

F7
E8

K9

F3
B3

L7

K7

K3

L8

K2

K8
J8

R2
P7
M2
P3
P8
P2
N7
N3
N8
N2
M7
M3
M8

VGA

C641

(SSTL-1.8) VREF = .5*VDDQ


VRAM_VREF4

1D8V_S0

R162
4K99R2F-L-GP

VGA

SC470P50V2KX-3GP

C223

R163
4K99R2F-L-GP

VGA

C307

2nd source72.55162.00U

VGA

1
2

VGA

R174
56R2J-4-GP

L7
VGA
1
2
BLM15BB121SN-GP
VRAM_VDDL3
C308

MDA36
MDA32
MDA38
MDA35
MDA34
MDA37
MDA33
MDA39
MDA45
MDA40
MDA46
MDA44
MDA42
MDA43
MDA41
MDA47

SCD1U16V2ZY-2GP

R217
4K99R2F-L-GP

VGA

RDQSA5
WDQSA5

ODTA1

DQMA#5
DQMA#4

CASA1#

RASA1#

WEA1#

CSA1_0#

CKEA1

CLKA1#
CLKA1

(SSTL-1.8) VREF = .5*VDDQ


VRAM_VREF3

1D8V_S0

R216
4K99R2F-L-GP

BA0
BA1

1
2

A_A12
MAA11
MAA10
MAA9
MAA8
MAA7
MAA6
MAA5
MAA4
MAA3
MAA2
MAA1
MAA0

U44

1
2

1
2

L2
L3

1
2

A_BA0
A_BA1

1
2

1
2

1
2

2
1
2

1
2
1
2

CLKA1

1
2

1
2

VSS1
VSS2
VSS3
VSS4
VSS5

VSSQ1
VSSQ2
VSSQ3
VSSQ4
VSSQ5
VSSQ6
VSSQ7
VSSQ8
VSSQ9
VSSQ10

VDDL
VSSDL

VDD1
VDD2
VDD3
VDD4
VDD5

VDDQ1
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VDDQ10

DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0

VGA

VGA

C262

A3
E3
J3
N1
P9

A7
B2
B8
D2
D8
E7
F2
F8
H2
H8

J1
J7

A1
E1
J9
M9
R1

A9
C1
C3
C7
C9
E9
G1
G3
G7
G9

B9
B1
D9
D1
D3
D7
C2
C8
F9
F1
H9
H1
H3
H7
G2
G8

VGA

C345

HYB18T512161B2F-25-GP

NC#A2
NC#E2
NC#L1
NC#R3
NC#R7
NC#R8

VREF

UDQS
UDQS

LDQS
LDQS

ODT

LDM
UDM

CAS

RAS

WE

CS

CKE

CK
CK

A12
A11
A10/AP
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0

BA0
BA1

U40

1
2

VGA

C521

1D8V_S0

L3
VGA
1
2
BLM15BB121SN-GP
VRAM_VDDL4

VGA

C547

VGA

C174

MDA60
MDA56
MDA61
MDA58
MDA59
MDA62
MDA57
MDA63
MDA52
MDA50
MDA54
MDA49
MDA48
MDA55
MDA51
MDA53

1
2

CLKA1#

44

1
2

SCD1U16V2ZY-2GP

SC10U6D3V5MX-3GP

C173

CKEA1
CSA1_0#
ODTA1

44
44
44

A_A12

A_BA1
A_BA0

MAA[11..0]

MDA[63..0]

DQMA#[7..0]

RDQSA[7..0]

WDQSA[7..0]

ODTA1

CSA1_0#

CKEA1

WEA1#

CASA1#

RASA1#

D45/D46
1

Sheet

VRAM DDR2 B
46

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

A_A12

44,45

Wistron Corporation

A_BA1
A_BA0

44,45
44,45

44,45 MAA[11..0]

44,45 MDA[63..0]

44,45 DQMA#[7..0]

Document Number

VGA

WEA1#

44

44,45 RDQSA[7..0]

C648

VGA

CASA1#

44

44,45 WDQSA[7..0]

RASA1#

44

Date: Monday, March 24, 2008

Size
A3

Title

ZZZZ

VGA

C629

1
2

44

1
2

1
2

SCD1U16V2ZY-2GP

SC1U10V2KX-1GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SC1U10V2KX-1GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD01U50V2ZY-1GP

SC1U10V2KX-1GP

SC10U6D3V5MX-3GP

SC10U6D3V5MX-3GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD01U50V2ZY-1GP

SC1U10V2KX-1GP

SC10U6D3V5MX-3GP

42
42
42
42

VHAD0
DVALID
PSYNC

VIP_0
VIP_1
VIP_2
VIP_3
VIP_4
VIP_5
VIP_6
VIP_7

R627

R587

1
1
0
1

DVPDATA20
DVPDATA21
DVPDATA22
DVPDATA23

1
1
0
0

1
1
1
0

DVPDATA20
DVPDATA21
DVPDATA22
DVPDATA23

DVPDATA20
DVPDATA21
DVPDATA22
DVPDATA23

1
1
1
1

DY
DY
DY
DY
DY
DY
DY
DY

DY
DY
DY

VGA
VGA
VGA
VGA

1
1
1
1
1
1
1
1

R135
R134
R145
R139
R439
R436
R131
R129

R435 1
R120? 1
R434 1

R431
R430
R432
R433

10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP

10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP

10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP
10KR2J-3-GP

1D8V_S0

SB

VRAM SETTING

Only populate the required straps,


see table and databook

2
2
2
2

2 10KR2J-3-GP
2 10KR2J-3-GP
2 10KR2J-3-GP

2
2
2
2
2
2
2
2

2 10KR2J-3-GP

2
2
2
2
2
2
2
2
2
2
2
2

72.55162.00U

H5PS5162FFR-25C
HYNIX

K4N51163QE-ZC25 SamSung
72.45116.A0U

Qimonda

HY5PS121621CFP-25 Hynix
72.51216.F0U

R653

VGA

1
1
1
1

DY

VGA
VGA
DY
DY
DY
VGA
DY
DY
DY
DY
DY
VGA

R124 1

1
1
1
1
1
1
1
1
1
1
1
1

3.3V_DELAY

HYB18T512161B2F-25
72.18512.M0U

R649

VGA VGA

VGA

DVPDATA20
DVPDATA21
DVPDATA22
DVPDATA23

DVPDATA20
DVPDATA21
DVPDATA22
DVPDATA23

42
42
42

42
42
42
42
42
42
42
42

GPIO22

R419
R420
R421
R122
R422
R423
R121
R425
R123
R428
R426
R427

10KR2J-3-GP
1

42

GPIO0
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO8
GPIO9
GPIO11
GPIO12
GPIO13

10KR2J-3-GP
1

42
42
42
42
42
42
42
42
42
42
42
42

10KR2J-3-GP
1

10KR2J-3-GP
1

GPIO5

BIF_GEN2_EN_A

VIP0

VIP2

VIP4

VIP6

VIP7

GPIO2

GPIO3

H2SYNC

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED,
THEY MUST NOT CONFLICT DURING RESET

X X X X

XX X X

NA

GENERICC

GPIO21_BB_EN

U57 71.ICH9M.E0U

D46 BOM U43 71.CNTIG.G0U

D45 VRAM SELECT

R186,187,188,198,201,202-> 63.R0034.1DL

U57 71.ICH9M.E0U

D45 BOM U43 71.CNTIG.H0U

GPIO_28_TDO

U11 71.00773.00G
U64 71.00380.003

U35 62.10053.401
U7 71.08111.E03

DM2 62.10017.G31
U49 84.04634.037
U15 84.08896.037
H29
34.4B417.001
H30
34.4B417.001
H27 34.4F403.001
H31
34.4F403.001
H7
34.4F403.001
H9
34.4F403.001
H10
34.4G501.001

BOM

Delete R587,R627,R649,R653

U35 62.10053.401

Date:

Sheet

47

of

47

PD

Rev

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation

D45/D46

STRAPS
Document Number
Monday, March 17, 2008

Size
Custom

Title

ZZZZ

Delete R587,R432,R649,R653

For Samsung R431,R430,R627,R433 (63.10334.1DL)

Delete R433,R627,R649,R653

For Qimonda R431,R430,R432,R587 (63.10334.1DL)

DM2 62.10017.G31

NET

NOTE 2: HDMI MUST ONLY BE ENABLED


ON SYSTEMS THAT ARE LEGALLY ENTITLED.
IT IS THE RESPONSIBILITY OF THE SYSTEM
DESIGNER TO ENSURE ENTITLEMENT

NOTE 1: HD AUDIO MUST ONLY BE ENABLED


ON SYSTEMS THAT ARE LEGALLY ENTITLED.
IT IS THE RESPONSIBILITY OF THE SYSTEM
DESIGNER TO ENSURE ENTITLEMENT

For Hynix R431,R430,R432,R433 (63.10334.1DL)

X X X X

X X X X

RSVD

M7x

NA

NA

M8x

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 10K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE
RSVD = ATI RESERVED
(DO NOT INSTALL)

PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED,
THEY MUST NOT CONFLICT DURING RESET

VHAD0

MEMORY TYPE,MAKE AND SIZE INFO

ATI RESERVED CONFIGURATION STRAPS

ANY UNUSED
GPIO OR DVP
THAT ARE NOT
CONFIG STRAPS
FOR EXAMPLE
DVPDATA20:23
IN THIS DESIGN

Internal use only

GPIO6

DEBUG_ I2C_ENABLE

MEM_TYPE

HDMI ENABLE (SEE NOTE 2)

VGA ENABLED

IGNORE VIP DEVICE STRAPS

SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT

HSYNC

PSYNC

VSYNC

GPIO[13:11,9]

DISABLE EXTERNAL BIOS ROM

Allows either PCIe 2.5GT/s or 5.0GT/s operation

BIF_HDMI_EN

BIF_VGA DIS

VIP_DEVICE_STRAP_ENA

ROMIDCFG(3:0)

GPIO_22_ROMCSB

GPIO8

BIF_AUDIO_EN

BIOS_ROM_EN

ENABLE HD AUDIO

GPIO4

BIF_DEBUG_ACCESS

( M82M ONLY) Note:2

DEBUG SIGNALS MUXED OUT

GPIO1

PCIE TRANSMITTER DE-EMPHASIS ENABLED

PCIE FULL TX OUTPUT SWING

64 BIT BARS DISABLED

TX_DEEMPH_EN

GPIO0

VIP5

BIF_64BAR_EN_A
TX_PWRS_ENB

ENABLE HD AUDIO

VIP3

BIF_AUDIO_EN

(M7XM and M86M ONLY) Note:1

MESSAGE SIGNAL INTERRUPT ENABLED

VIP1

BIF_MSI_DIS

DESCRIPTION OF DEFAULT SETTINGS

PIN

STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED,
THEY MUST NOT CONFLICT DURING RESET

CONFIGURATION STRAPS

Note:2 GPIO8 MUST NOT BE PULLED HIGH ON M86-M or M7X

Note:1 VIP3 MUST NOT BE PULLED HIGH ON M82-M

Anda mungkin juga menyukai