FEATURES
Low offset voltage: 60 V maximum Very low offset voltage drift: 0.7 V/C maximum Low input bias current: 2 nA maximum Low noise: 8 nV/Hz typical CMRR, PSRR, and AVO > 120 dB minimum Low supply current: 400 A per amplifier Dual supply operation: 2.5 V to 15 V Unity-gain stable No phase reversal Inputs internally protected beyond supply voltage
PIN CONFIGURATIONS
NC 1 8 NC IN 2 +IN 3
02627-001
NC = NO CONNECT
NC = NO CONNECT
02627-003
APPLICATIONS
Wireless base station control circuits Optical network control circuits Instrumentation Sensors and controls Thermocouples Resistor thermal detectors (RTDs) Strain bridges Shunt current measurements Precision filters
V 4
5 +IN B
OP4177
12 +IN D 11 V 10 +IN C 9 8
02627-005
IN C OUT C
GENERAL DESCRIPTION
The OPx177 family consists of very high precision, single, dual, and quad amplifiers featuring extremely low offset voltage and drift, low input bias current, low noise, and low power consumption. Outputs are stable with capacitive loads of over 1000 pF with no external compensation. Supply current is less than 500 A per amplifier at 30 V. Internal 500 series resistors protect the inputs, allowing input signal levels several volts beyond either supply without phase reversal. Unlike previous high voltage amplifiers with very low offset voltages, the OP1177 (single) and OP2177 (dual) amplifiers are available in tiny 8-lead surface-mount MSOP and 8-lead narrow SOIC packages. The OP4177 (quad) is available in TSSOP and 14-lead narrow SOIC packages. Moreover, specified performance in the MSOP and the TSSOP is identical to performance in the SOIC package. MSOP and TSSOP are available in tape and reel only. The OPx177 family offers the widest specified temperature range of any high precision amplifier in surface-mount packaging. All versions are fully specified for operation from 40C to +125C for the most demanding operating environments. Applications for these amplifiers include precision diode power measurement, voltage and current level setting, and level detection in optical and wireless transmission systems. Additional applications include line-powered and portable instrumentation and controlsthermocouple, RTD, strainbridge, and other sensor signal conditioningand precision filters.
Rev. G
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 20012009 Analog Devices, Inc. All rights reserved.
02627-006
14
OP4177
02627-004
OUT A IN A +IN A V
OP2177
V+ OUT B IN B +IN B
IN A 2 +IN A 3
OP2177
7 OUT B 6 IN B
02627-002
NC IN +IN V
OP1177
NC V+ OUT NC
OP1177
7 V+ 6 OUT 5 NC
V 4
REVISION HISTORY
11/09Rev. F to Rev. G Changes to Figure 64 ...................................................................... 19 Changes to Ordering Guide .......................................................... 24 Updated Outline Dimensions ....................................................... 22 5/09Rev. E to Rev. F Changes to Figure 64 ...................................................................... 19 Changes to Ordering Guide .......................................................... 24 10/07Rev. D to Rev. E Changes to General Description .................................................... 1 Changes to Table 4 ............................................................................ 5 Updated Outline Dimensions ....................................................... 22 7/06Rev. C to Rev. D Changes to Table 4 ............................................................................ 5 Changes to Figure 51 ...................................................................... 14 Changes to Figure 52 ...................................................................... 15 Changes to Figure 54 ...................................................................... 16 Changes to Figure 58 to Figure 61 ................................................ 17 Changes to Figure 62 and Figure 63 ............................................. 18 Changes to Figure 64 ...................................................................... 19 Changes to Figure 65 and Figure 66 ............................................. 20 Changes to Figure 67 and Figure 68............................................. 21 Removed SPICE Model Section ................................................... 21 Updated Outline Dimensions ....................................................... 22 Changes to Ordering Guide .......................................................... 24 4/04Rev. B to Rev. C Changes to Ordering Guide .............................................................4 Changes to TPC 6 ..............................................................................5 Changes to TPC 26 ............................................................................7 Updated Outline Dimensions ....................................................... 17 4/02Rev. A to Rev. B Added OP4177 ......................................................................... Global Edits to Specifications .......................................................................2 Edits to Electrical Characteristics Headings ..................................4 Edits to Ordering Guide ...................................................................4 11/01Rev. 0 to Rev. A Edit to Features ..................................................................................1 Edits to TPC 6 ...................................................................................5 7/01Revision 0: Initial Version
Rev. G | Page 2 of 24
OP1177/OP2177/OP4177 SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
VS = 5.0 V, VCM = 0 V, TA = 25C, unless otherwise noted. Table 1.
Parameter INPUT CHARACTERISTICS Offset Voltage OP1177 OP2177/OP4177 OP1177/OP2177 OP4177 Input Bias Current Input Offset Current Input Voltage Range Common-Mode Rejection Ratio Large Signal Voltage Gain Offset Voltage Drift OP1177/OP2177 OP4177 OUTPUT CHARACTERISTICS Output Voltage High Output Voltage Low Output Current POWER SUPPLY Power Supply Rejection Ratio OP1177 OP2177/OP4177 Supply Current per Amplifier DYNAMIC PERFORMANCE Slew Rate Gain Bandwidth Product NOISE PERFORMANCE Voltage Noise Voltage Noise Density Current Noise Density MULTIPLE AMPLIFIERS CHANNEL SEPARATION Symbol Conditions Min Typ 1 Max Unit
VOS VOS VOS VOS IB IOS CMRR AVO VOS/T VOS/T VOH VOL IOUT
40C < TA < +125C 40C < TA < +125C 40C < TA < +125C 40C < TA < +125C VCM = 3.5 V to +3.5 V 40C < TA < +125C RL = 2 k, VO = 3.5 V to +3.5 V 40C < TA < +125C 40C < TA < +125C IL = 1 mA, 40C < TA < +125C IL = 1 mA, 40C < TA < +125C VDROPOUT < 1.2 V
0.7 0.9
+4
+4.1 4.1 10
VS = 2.5 V to 15 V 40C < TA < +125C VS = 2.5 V to 15 V 40C < TA < +125C VO = 0 V 40C < TA < +125C RL = 2 k
130 125 121 120 400 500 0.7 1.3 0.4 7.9 0.2 0.01 120
500 600
SR GBP en p-p en in CS
8.5
Typical values cover all parts within one standard deviation of the average value. Average values given in many competitor data sheets as typical give unrealistically low estimates for parameters that can have both positive and negative values.
Rev. G | Page 3 of 24
OP1177/OP2177/OP4177
ELECTRICAL CHARACTERISTICS
VS = 15 V, VCM = 0 V, TA = 25C, unless otherwise noted. Table 2.
Parameter INPUT CHARACTERISTICS Offset Voltage OP1177 OP2177/OP4177 OP1177/OP2177 OP4177 Input Bias Current Input Offset Current Input Voltage Range Common-Mode Rejection Ratio Large Signal Voltage Gain Offset Voltage Drift OP1177/OP2177 OP4177 OUTPUT CHARACTERISTICS Output Voltage High Output Voltage Low Output Current Short-Circuit Current POWER SUPPLY Power Supply Rejection Ratio OP1177 OP2177/OP4177 Supply Current per Amplifier DYNAMIC PERFORMANCE Slew Rate Gain Bandwidth Product NOISE PERFORMANCE Voltage Noise Voltage Noise Density Current Noise Density MULTIPLE AMPLIFIERS CHANNEL SEPARATION Symbol Conditions Min Typ 1 Max Unit
VOS VOS VOS VOS IB IOS CMRR AVO VOS/T VOS/T VOH VOL IOUT ISC
40C < TA < +125C 40C < TA < +125C 40C < TA < +125C 40C < TA < +125C VCM = 13.5 V to +13.5 V, 40C < TA < +125C RL = 2 k, VO = 13.5 V to +13.5 V 40C < TA < +125C 40C < TA < +125C IL = 1 mA, 40C < TA < +125C IL = 1 mA, 40C < TA < +125C VDROPOUT < 1.2 V
15 15 25 25 +0.5 +0.2
V V V V nA nA V dB V/mV
V/C V/C V V mA mA
+14
+14.1 14.1 10 25
14
VS = 2.5 V to 15 V 40C < TA < +125C VS = 2.5 V to 15 V 40C < TA < +125C VO = 0 V 40C < TA < +125C RL = 2 k
130 125 121 120 400 500 0.7 1.3 0.4 7.9 0.2 0.01 120
500 600
SR GBP en p-p en in CS
8.5
Typical values cover all parts within one standard deviation of the average value. Average values given in many competitor data sheets as typical give unrealistically low estimates for parameters that can have both positive and negative values.
Rev. G | Page 4 of 24
THERMAL RESISTANCE
JA is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. Table 4. Thermal Resistance
Package Type 8-Lead MSOP (RM-8) 1 8-Lead SOIC_N (R-8) 14-Lead SOIC_N (R-14) 14-Lead TSSOP (RU-14)
1
JC 44 43 36 43
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
ESD CAUTION
Rev. G | Page 5 of 24
NUMBER OF AMPLIFIERS
35 30 25 20 15 10 5
02627-007
40
30
30
40
0.01
10
90
VSY = 15V
80
2
VSY = 15V
NUMBER OF AMPLIFIERS
70 60 50 40 30 20 10
02627-008
0.05
0.15 0.25 0.35 0.45 0.55 INPUT OFFSET VOLTAGE DRIFT (V/C)
0.65
50 TEMPERATURE (C)
100
150
60 50 40 30 GAIN 20 10 0 10
02627-009
270
VSY = 15V CL = 0 RL =
NUMBER OF AMPLIFIERS
80 60 40 20 0
100
0.1
0.6
0.7
20 100k
1M FREQUENCY (Hz)
90 10M
Rev. G | Page 6 of 24
02627-011
3 50
02627-010
0 0.001
OP1177/OP2177/OP4177
120 100 80
CLOSED-LOOP GAIN (dB)
AV = 1
GND
80
TIME (100s/DIV)
50
VSY = 15V VIN = 50mV p-p
45
40 35 30 25 20 15 10 5
AV = 10 AV = 100
AV = 1
+OS
OS
1k
1M
10
1k
10k
0V 15V
OUTPUT
VOLTAGE (1V/DIV)
+200mV
GND
INPUT
0V
02627-018
02627-015
TIME (100s/DIV)
TIME (10s/DIV)
Rev. G | Page 7 of 24
02627-017
0 100
02627-016
OP1177/OP2177/OP4177
15V 0V
VNOISE (0.2V/DIV)
OUTPUT
VSY = 15V
200mV
INPUT
02627-019
02627-022
TIME (4s/DIV)
TIME (1s/DIV)
140
18
VSY = 15V
VSY = 15V
VOLTAGE NOISE DENSITY (nV/Hz)
02627-020
120 100
16 14 12 10 8 6 4
02627-023 02627-024
CMRR (dB)
80 60 40 20 0
10
100
1k
1M
10M
50
200
250
35 VSY = 15V 30
SHORT-CIRCUIT CURRENT (mA)
100
25 20 15 10 5 0 50
+ISC ISC
PSRR (dB)
PSRR
80
+PSRR
60 40 20 0
10
100
1k
1M
10M
02627-021
50 TEMPERATURE (C)
100
150
Rev. G | Page 8 of 24
OP1177/OP2177/OP4177
14.40
133
VSY = 15V
14.35
132 131
VSY = 15V
14.30
+VOH VOL
130
CMRR (dB)
02627-025
14.25
14.05 14.00 50
124
50 TEMPERATURE (C)
100
150
50 TEMPERATURE (C)
100
150
0.5 0.4
133
VSY = 15V
VSY = 15V
0.3 0.2
PSRR (dB)
0.1
140
50
TEMPERATURE (C)
100
150
18
VSY = 15V
16
50 45 40
VSY = 5V
NUMBER OF AMPLIFIERS
14 12 10 8 6 4 2
02627-027
35 30 25 20 15 10 5
50
TEMPERATURE (C)
100
150
40
30
30
40
Rev. G | Page 9 of 24
02627-030
0 50
02627-029
0.5
123 50
02627-028
123 50
OP1177/OP2177/OP4177
1.4 1.2
500
VSY = 5V TA = 25C
OUTPUT IMPEDANCE ()
450 400
SINK
SOURCE
AV = 100 AV = 10
AV = 1
02627-031
0.01
10
1k
1M
VSY = 5V CL = 0 RL =
GND
1M FREQUENCY (Hz)
90 10M
TIME (100s/DIV)
AV = 100 AV = 10
AV = 1
VOLTAGE (50mV/DIV)
GND
80
TIME (10s/DIV)
Rev. G | Page 10 of 24
02627-036
02627-035
02627-034
0 100
OP1177/OP2177/OP4177
50 45
VSY = 5V RL = 2k VIN = 100mV
INPUT
VS = 5V AV = 1 RL = 10k
40 35 30 25 20 15 10 5 1
VOLTAGE (2V/DIV)
GND
+OS
OS
OUTPUT
10
1k
10k
02627-037
TIME (200s/DIV)
0V 15V
140 VSY = 5V
OUTPUT
120 100
CMRR (dB)
80 60 40
+200mV
INPUT
0V
02627-038
20 0
TIME (4s/DIV)
10
100
1k
1M
10M
5V 0V
OUTPUT
VSY = 5V
PSRR (dB)
120 100
INPUT
PSRR
80 60 40
0V
+PSRR
200mV
02627-039
TIME (4s/DIV)
Rev. G | Page 11 of 24
02627-041
02627-040
OP1177/OP2177/OP4177
VSY = 5V
4.40
VSY = 5V
4.35
4.30
VNOISE (0.2V/DIV)
+VOH
4.25 4.20 4.15 4.10 4.05
VOL
02627-043
TIME (1s/DIV)
50 TEMPERATURE (C)
100
150
18
25
VSY = 5V
VOLTAGE NOISE DENSITY (nV/Hz)
16 14 12 10 8 6 4
02627-044
VSY = 5V 20
15
10
50
200
250
50 TEMPERATURE (C)
100
150
35 VSY = 5V 30
SHORT-CIRCUIT CURRENT (mA)
SUPPLY CURRENT (A)
600
500
25 20 15 10 5 0 50
+ISC ISC
400
VSY = 15V
VSY = 5V 300
200
100
02627-045
50 TEMPERATURE (C)
100
150
50 TEMPERATURE (C)
100
150
Rev. G | Page 12 of 24
02627-048
0 50
02627-047
0 50
02627-046
4.00 50
OP1177/OP2177/OP4177
450 TA = 25C 400
0 20
160
10
100
100k
1M
Rev. G | Page 13 of 24
(e
n , TOTAL
BW
where BW is the bandwidth in hertz. The preceding analysis is valid for frequencies larger than 50 Hz. When considering lower frequencies, flicker noise (also known as 1/f noise) must be taken into account. For a reference on noise calculations, refer to the Band-Pass KRC or Sallen-Key Filter section.
GAIN LINEARITY
Gain linearity reduces errors in closed-loop configurations. The straighter the gain curve, the lower the maximum error over the input signal range. This is especially true for circuits with high closed-loop gains. The OP1177 has excellent gain linearity even with heavy loads, as shown in Figure 51. Compare its performance to the OPA277, shown in Figure 52. Both devices are measured under identical conditions, with RL = 2 k. The OP2177 (dual) has virtually no distortion at lower voltages. Compared to the OPA277 at several supply voltages and various loads, OP1177 performance far exceeds that of its counterpart.
VSY = 15V RL = 2k
(10V/DIV)
OP1177
(5V/DIV)
Rev. G | Page 14 of 24
02627-051
OP1177/OP2177/OP4177
VSY = 15V RL = 2k
VSY = 10V AV = 1
VOLTAGE (5V/DIV)
VIN VOUT
(10V/DIV)
OPA277
02627-052
(5V/DIV)
TIME (400s/DIV)
SETTLING TIME
Settling time is defined as the time it takes an amplifier output to reach and remain within a percentage of its final value after application of an input pulse. It is especially important in measurement and control circuits in which amplifiers buffer ADC inputs or DAC outputs. To minimize settling time in amplifier circuits, use proper bypassing of power supplies and an appropriate choice of circuit components. Resistors should be metal film types, because they have less stray capacitance and inductance than their wire-wound counterparts. Capacitors should be polystyrene or polycarbonate types to minimize dielectric absorption. The leads from the power supply should be kept as short as possible to minimize capacitance and inductance. The OPx177 has a settling time of about 45 s to 0.01% (1 mV) with a 10 V step applied to the input in a noninverting unity gain.
(V IN VS ) 5 mA R S + 500
With the OPx177 low input offset current of <1 nA maximum, placing a 5 k resistor in series with both inputs adds less than 5 V to input offset voltage and has a negligible impact on the overall noise performance of the circuit. 5 k protects the inputs to more than 27 V beyond either supply. Refer to the THD + Noise section for additional information on noise vs. source resistance.
Rev. G | Page 15 of 24
02627-053
OP1177/OP2177/OP4177
R2 100k R1 1k 200mV +
V+ 2 7
VOUT 10k
02627-054
OP1177
3 4 V
Figure 56 is a scope shot of the output of the OPx177 in response to a 400 mV pulse. The load capacitance is 2 nF. The circuit is configured in positive unity gain, the worst-case condition for stability. As shown in Figure 58, placing an R-C network parallel to the load capacitance (CL) allows the amplifier to drive higher values of CL without causing oscillation or excessive overshoot. There is no ringing, and overshoot is reduced from 27% to 5% using the snubber network. Optimum values for RS and CS are tabulated in Table 5 for several capacitive loads, up to 200 nF. Values for other capacitive loads can be determined experimentally. Table 5. Optimum Values for Capacitive Loads
CL 10 nF 50 nF 200 nF RS 20 30 200 CS 0.33 F 6.8 nF 0.47 F
Figure 18 shows the positive overload recovery time of the OP1177. The output recovers in less than 4 s after being overdriven by more than 100%. The negative overload recovery of the OP1177 is 1.4 s, as seen in Figure 19.
THD + NOISE
The OPx177 has very low total harmonic distortion. This indicates excellent gain linearity and makes the OPx177 a great choice for high closed-loop gain precision circuits. Figure 55 shows that the OPx177 has approximately 0.00025% distortion in unity gain, the worst-case configuration for distortion.
0.1 VSY = 15V RL = 10k BW = 22kHz
0.01
THD + N (%)
VOLTAGE (200mV/DIV)
0 GND
0.001
100
FREQUENCY (Hz)
1k
6k
02627-055
0.0001 20
TIME (10s/DIV)
VOLTAGE (200mV/DIV)
GND
TIME (10s/DIV)
Rev. G | Page 16 of 24
02627-057
02627-056
OP1177/OP2177/OP4177
V+ 2 7
Cf
OP1177
400mV +
6
RS CL
VOUT CS
+ V1
R1
R2 V+
3 4 V
02627-058
2 Ct
OP1177
3 4
VOUT
02627-060
Caution: The snubber technique cannot recover the loss of bandwidth induced by large capacitive loads.
indicating a zero at
s =
R2 + R1 1 = R2R1C t 2 (R1/ R2 ) C t
OP1177
4 V
VOUT
Depending on the value of R1 and R2, the cutoff frequency of the closed-loop gain can be well below the crossover frequency. In this case, the phase margin (M) can be severely degraded, resulting in excessive ringing or even oscillation. A simple way to overcome this problem is to insert a capacitor in the feedback path, as shown in Figure 60. The resulting pole can be positioned to adjust the phase margin. Setting Cf = (R1/R2) Ct achieves a phase margin of 90.
R1 R2 V+ + V1 Ct 2 7
Placing a resistor in series with the capacitor (see Figure 62) increases the dc loop gain and reduces the output error. Positioning the breakpoint (introduced by R-C) below the secondary pole of the operational amplifier improves the phase margin and, therefore, stability. R can be chosen independently of C for a specific phase margin according to the formula
R = R2 R2 1 + a ( jf 2 ) R1
OP1177
3 V 4
VOUT
02627-059
where: a is the open-loop gain of the amplifier. f2 is the frequency at which the phase of a = M 180.
R2
V+
2
+ V1
R C
OP1177
3
VOUT
02627-062
4 V
OP1177/OP2177/OP4177
PROPER BOARD LAYOUT
The OPx177 is a high precision device. To ensure optimum performance at the PCB level, care must be taken in the design of the board layout. To avoid leakage currents, the surface of the board should be kept clean and free of moisture. Coating the surface creates a barrier to moisture accumulation and helps reduce parasitic resistance on the board. Keeping supply traces short and properly bypassing the power supplies minimizes power supply disturbances due to output current variation, such as when driving an ac signal into a heavy load. Bypass capacitors should be connected as closely as possible to the device supply pins. Stray capacitances are a concern at the outputs and the inputs of the amplifier. It is recommended that signal traces be kept at least 5 mm from supply lines to minimize coupling. A variation in temperature across the PCB can cause a mismatch in the Seebeck voltages at solder joints and other points where dissimilar metals are in contact, resulting in thermal voltage errors. To minimize these thermocouple effects, orient resistors so heat sources warm both ends equally. Input signal paths should contain matching numbers and types of components, where possible to match the number and type of thermocouple junctions. For example, dummy components such as zero value resistors can be used to match real resistors in the opposite input path. Matching components should be located in close proximity and should be oriented in the same manner. Ensure leads are of equal length so that thermal conduction is in equilibrium. Keep heat sources on the PCB as far away from amplifier input circuitry as is practical. The use of a ground plane is highly recommended. A ground plane reduces EMI noise and also helps to maintain a constant temperature across the circuit board. In the single instrumentation amplifier (see Figure 63), where
R4 R2 = R3 R1 VO = R2 (V 2 V1 ) R1
a mismatch between the ratio R2/R1 and R4/R3 causes the common-mode rejection ratio to be reduced. To better understand this effect, consider that, by definition,
CMRR = A DM ACM
where ADM is the differential gain and ACM is the commonmode gain.
A DM = VO V and ACM = O VCM V DIFF 1 (V1 + V 2 ) 2
For this circuit to act as a difference amplifier, its output must be proportional to the differential input signal. From Figure 63,
R2 1 + R2 V + R1 V 2 VO = 1 R1 1 + R3 R4
(1)
The sensitivity of CMRR with respect to the R1 is obtained by taking the derivative of CMRR, in Equation 1, with respect to R1. CMRR R1R4 2R2R4 + R2R3 = + R1 R1 2R1R4 2R2R3 2R1R4 2R2R3
CMRR 1 = (2R2R3 ) R1 2 R1R4
DIFFERENCE AMPLIFIERS
Difference amplifiers are used in high accuracy circuits to improve the common-mode rejection ratio (CMRR).
R2 100k
V+
V1 R1
2
Assuming that
6 VOUT
OP1177
3
4 V
V2 R3 = R1
R4 R2 = R3 R1
R4 = R1
Rev. G | Page 18 of 24
OP1177/OP2177/OP4177
Plugging these values into Equation 1 yields CMRR MIN 1 2
C1 2.2F VCC R9 200k V+ 0.1F
ADR293
R3 47k D1 10F D1 R2 4.02k Cu R6 50 2 R7 80.6k
where is the tolerance of the resistors. Lower tolerance value resistors result in higher common-mode rejection (up to the CMRR of the operational amplifier).
()
TR VTC TR
R8 1k
10F 7
Using 5% tolerance resistors, the highest CMRR that can be guaranteed is 20 dB. Alternatively, using 0.1% tolerance resistors results in a common-mode rejection ratio of at least 54 dB (assuming that the operational amplifier CMRR 54 dB). With the CMRR of OPx177 at 120 dB minimum, the resistor match is the limiting factor in most circuits. A trimming resistor can be used to further improve resistor matching and CMRR of the difference amplifier circuit.
TJ (+)
Cu R1 50
R5 100 10F R4 50
OP1177
4 10F
VOUT
ISOTHERMAL BLOCK
0.1F V
Rev. G | Page 19 of 24
02627-064
OP1177/OP2177/OP4177
+15V
0.1F
ADR421
4.12k 4.37k 6 4.12k 100 5 100 20
500 200
where = R/R is the fractional deviation of the RTD resistance with respect to the bridge resistance due to the change in temperature at the RTD. For << 1, the preceding expression becomes
VOUT
1/2 OP2177
R2 V = VO REF 1 + R1 + R1 R R R2 R2 R1 R1 R 1 + R2 + R2 VREF
With VREF constant, the output voltage is linearly proportional to with a gain factor of
1/2 OP2177
4 V
VOUT
02627-065
R2 R1 R1 V REF 1 + + R R2 R2
15V RF 0.1F
ADR421
R R 2 R(1+) R 3
V+ 7 VOUT
OP1177
4 V RF
R2 VREF VO = R
R1 R1 + 1 + (1 + ) R R2
Rev. G | Page 20 of 24
02627-066
CHANNEL SEPARATION
Multiple amplifiers on a single die are often required to reject any signals originating from the inputs or outputs of adjacent channels. OP2177 input and bias circuitry is designed to prevent feedthrough of signals from one amplifier channel to the other. As a result, the OP2177 has an impressive channel separation of greater than 120 dB for frequencies up to 100 kHz and greater than 115 dB for signals up to 1 MHz.
C3 680pF
R2 10k
(2)
and
Q=K R1 R2
1/2 OP2177
4
1/2 OP2177
VOUT
(3)
where K is the dc gain. Choosing equal capacitor values minimizes the sensitivity and simplifies Equation 2 to
10k V+ 6 8 2 7 1 100
1 2C R1R2
The value of Q determines the peaking of the gain vs. frequency (ringing in transient response). Commonly chosen values for Q are generally near unity. yields minimum gain peaking and minimum 2 ringing. Determine values for R1 and R2 by using Equation 3. 1 For Q = , R1/R2 = 2 in the circuit example. Select R1 = 5 k 2 and R2 = 10 k for simplicity. The second stage is a low-pass filter where the corner frequency can be determined in a similar fashion. For R3 = R4 = R Setting Q =
1
V1 50mV +
1/2 OP2177
4 V
1/2 OP2177
3
02627-068
fC = 2R
1 C3 C4
and Q =
1 C3 2 C4
Rev. G | Page 21 of 24
02627-067
V1
1.27 (0.0500) BSC 0.25 (0.0098) 0.10 (0.0040) COPLANARITY 0.10 SEATING PLANE
0.50 (0.0196) 0.25 (0.0099) 8 0 0.25 (0.0098) 0.17 (0.0067) 1.27 (0.0500) 0.40 (0.0157)
45
COMPLIANT TO JEDEC STANDARDS MS-012-A A CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
Figure 69. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8) Dimensions shown in millimeters and (inches)
1.27 (0.0500) BSC 0.25 (0.0098) 0.10 (0.0039) COPLANARITY 0.10 0.51 (0.0201) 0.31 (0.0122)
0.50 (0.0197) 0.25 (0.0098) 8 0 0.25 (0.0098) 0.17 (0.0067) 1.27 (0.0500) 0.40 (0.0157)
45
COMPLIANT TO JEDEC STANDARDS MS-012-AB CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
012407-A
Figure 70. 14-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-14) Dimensions shown in millimeters and (inches)
Rev. G | Page 22 of 24
060606-A
OP1177/OP2177/OP4177
3.20 3.00 2.80
0.65 BSC 0.95 0.85 0.75 0.15 0.05 COPLANARITY 0.10 0.40 0.25 15 MAX 1.10 MAX 0.23 0.09 0.80 0.55 0.40
100709-B
6 0
Figure 71. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters
14
6.40 BSC
PIN 1 0.65 BSC 1.05 1.00 0.80 0.15 0.05 COPLANARITY 0.10 1.20 MAX 0.20 0.09 8 0
0.30 0.19
SEATING PLANE
Figure 72. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14) Dimensions shown in millimeters
Rev. G | Page 23 of 24
OP1177/OP2177/OP4177
ORDERING GUIDE
Model OP1177AR OP1177ARZ 1 OP1177ARZ-REEL1 OP1177ARZ-REEL71 OP1177ARM-REEL OP1177ARMZ1 OP1177ARMZ-REEL1 OP1177ARMZ-R71 OP2177AR OP2177AR-REEL OP2177AR-REEL7 OP2177ARZ1 OP2177ARZ-REEL1 OP2177ARZ-REEL71 OP2177ARM-REEL OP2177ARMZ1 OP2177ARMZ-REEL1 OP2177ARMZ-R71 OP4177AR OP4177AR-REEL OP4177AR-REEL7 OP4177ARZ1 OP4177ARZ-REEL1 OP4177ARZ-REEL71 OP4177ARU OP4177ARU-REEL OP4177ARUZ1 OP4177ARUZ-REEL1
1
Temperature Range 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C 40C to +125C
Package Description 8-Lead SOIC_N 8-Lead SOIC_N 8-Lead SOIC_N 8-Lead SOIC_N 8-Lead MSOP 8-Lead MSOP 8-Lead MSOP 8-Lead MSOP 8-Lead SOIC_N 8-Lead SOIC_N 8-Lead SOIC_N 8-Lead SOIC_N 8-Lead SOIC_N 8-Lead SOIC_N 8-Lead MSOP 8-Lead MSOP 8-Lead MSOP 8-Lead MSOP 14-Lead SOIC_N 14-Lead SOIC_N 14-Lead SOIC_N 14-Lead SOIC_N 14-Lead SOIC_N 14-Lead SOIC_N 14-Lead TSSOP 14-Lead TSSOP 14-Lead TSSOP 14-Lead TSSOP
Package Option R-8 R-8 R-8 R-8 RM-8 RM-8 RM-8 RM-8 R-8 R-8 R-8 R-8 R-8 R-8 RM-8 RM-8 RM-8 RM-8 R-14 R-14 R-14 R-14 R-14 R-14 RU-14 RU-14 RU-14 RU-14
Branding
Z = RoHS Compliant Part; # denotes Pb-free product may be top or bottom marked.
20012009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D02627-0-11/09(G)
Rev. G | Page 24 of 24