Experiment 1 Parity bit generator and checker

Objectives:
To implement the parity bit (even and odd) generator and checker.

Background Information:
The most common error detection code used is the parity bit. A parity bit is an extra bit included with a binary message to make the total number of 1's either odd or even. In case of even parity, the parity bit is chosen so that the total number of 1's in the coded message is even. Alternatively, odd parity can be used in which the total number of 1's in the coded message is made odd. During transfer of information, the message at the sending-end is applied to a parity generator where the parity pit is generated. At the receiving-end a parity checker is used to detect single bit error in the transmitted data word by regenerate the parity bit in the same fashion as the generator and then compare with the parity bit transmitted.

Even parity bit generator and checker:

Source x y z Transmission Channel P This XOR gate is used to produce an error Destination

P C Parity Generator Parity Checker Parity Error Check

Figure 1-1 : Circuit diagram of the even parity bit generator and checker

Equipments:
1. 2. 3. 6 XOR logic gates (2 x 7486 TTL chip). Logic Lab Trainer. Interconnection leads.

Procedures:
1. 2. 3. 4. 5. 6. 7. 8. 9. Derive the wiring diagram for the circuit in Figure 1-1. Collect all IC chips necessary to build the circuit from the IC drawers. Bring some connection wires with varying lengths. Insure that the power switch of the IC trainer is turned off. Plug the IC chips into the proper sockets. Connect the voltage supply and ground lines to the chips. Starting from left to right connect the outputs of one IC to the input of another ICs according to your wiring diagram. Once all connections have been done, turn on the power switch of the IC trainer. Produce a single-bit error and verify the correct functioning of the Parity Checker circuit. 10. After finishing the experiment, turn off the power switch and disconnect the wires and take out all IC chips from the trainer.

Odd parity bit generator and checker:

Source x y z Transmis sio n Channel P This XOR gate is used to produc e an error Destination

P Parity Generator Parity Check er

C Parity Error Chec k

Figure 1-2 : Circuit diagram of the odd parity bit generator and checker

Equipments:
1. 2. 3. 4. 6 XOR logic gates (7486 TTLIC). 2 Inverter gates (7404 TTL-IC) Logic Lab Trainer. Interconnection leads.

Procedures:
1. Derive the wiring diagram for the circuit in Figure 1-2.

2. 3. 4. 5. 6. 7. 8. 9.

Collect all IC chips necessary to build this circuit Insure that the power switch of the IC trainer is turned off. Plug every IC chip into the proper socket. Connect the supply voltage and ground lines to the chips. Starting from left to right connect the outputs of one IC to the input of another ICs according to your wiring diagram. Once all connections have been done, turn on the power switch of the IC trainer. Produce a single-bit error and verify the correct functioning of the parity checker circuit. After finishing the experiment, turn off the power switch, disconnect the wires, take out all IC chips from the trainer, put back everything you have used, close IC trainer and clean your table.

Questions:
1. 2. According to the circuit you have done, find the truth table for the odd-parity checker. Considering 4-bit message to be transmitted, derive the parity circuit using odd parity bit.