Anda di halaman 1dari 2

Hades InfoTech Pvt.

Ltd
VLSI IEEE 2009 Projects
IEEE
CODE VLSI PROJECTS YEAR
VIE01 A Dual-Purpose Real/Complex Logarithmic Number System ALU 2009
VIE02 High Speed and Low Power FPGA Implementation of FIR Filter for DSP 2009
Applications
VIE03 An Asynchronous Field-Programmable VLSI using LEDR/4-Phase-Dual-Rail 2009
Protocol Converter
VIE04 Design and FPGA Implementation of High Speed, Low Power Digital Up 2009
Converter for Power Line Communication Systems
VIE05 Variation-Aware Low-Power Synthesis Methodology for Fixed-Point FIR Filters 2009
VIE06 A Fast Hardware Approach for Approximate, Efficient Logarithm and 2009
Antilogarithm Computations
VIE07 Efficient Asynchronous Protocol Efficient Asynchronous Protocol Converters for 2009
Two Converters for Two-Phase Delay Phase Delay- Insensitive Global
Communication
VIE08 Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating 2009
VIE09 On the Exploitation of Narrow-Width Values for Improving Register File 2009
Reliability
VIE10 81.6 GOPS Object Recognition Processor Based on a Memory-Centric NOC 2009
VIE11 Low-Power, High-Speed Transceivers for Network-on-Chip Communication 2009
VIE12 Low-Power Programmable FPGA Routing Circuitry 2009
VIE13 Design and Implementation of a Field Programmable CRC Circuit Architecture 2009
VIE14 Scalable MIMO Queues With Application to Variation-Tolerant Architectures 2009
VIE15 Fault Secure Encoder and Decoder for Nano Memory Applications 2009
VIE16 A Low Power JPEG2000 Encoder With Iterative and Fault Tolerant Error 2009
Concealment
VIE17 Multi-GB/s LDPC Code Design and Implementation 2009
VIE18 High-Throughput Layered LDPC Decoding Architecture 2009
VIE19 Custom Floating-Point Unit Generation for Embedded Systems 2009
VIE20 An improved RC6 algorithm with same structure of encryption and decryption 2009
VIE21 Left to Right Serial Multiplier for Large Numbers on FPGA 2009
VIE22 Superscalar Power Efficient Fast Fourier Transform FFT Architecture 2009
VIE23 A New High-Speed Architecture for Reed-Solomon Decoder 2009
VIE24 Soft-Error Tolerance and Mitigation in Asynchronous Burst-Mode Circuits 2009

175, First Floor, Kodambakkam Road, Saidapet, Chennai-15


Ph: 044-43322196, Mobile: 9840989556, 9894229496
Mail: projects@hades.in, contact@hades.in www.hades.in
Our branches are in Madurai, Trichy, Salem, Vellore. Page |1
Hades InfoTech Pvt. Ltd
IEEE
CODE VLSI PROJECTS YEAR
VIE25 Hardware Algorithm for Variable Precision Multiplication on FPGA 2009
VIE26 A Compact AES Encryption Core on Xilinx FPGA 2009
VIE27 Design of Network-on-Chip Architectures With a Genetic Algorithm-Based 2009
Technique
VIE28 A Low-Resource AES Encryption Circuit Using Dynamic Reconfiguration 2008
VIE29 HDL Implementation Of Error Detection And Correction Circuit. 2008
VIE30 Generalized Matrix Method for Efficient Residue to Decimal Conversion 2008
VIE31 A Novel Reversible BCD Adder for Nanotechnology Based Systems 2008
VIE32 Area-Efficient Arithmetic Expression Evaluation Using Deeply Pipelined Floating- 2008
Point Cores
VIE33 A Novel Carry-look ahead approach to an Unified BCD and Binary 2008
Adder/Subtractor
VIE34 Single-precision logarithmic arithmetic unit with floating-point input/output data 2008
VIE35 BZ-FAD: A Low-Power Low-Area Multiplier based on Shift-and-Add Architecture 2008
VIE36 FPGA Implementation of Power Aware FIR Filter Using Reduced Transition 2008
Pipelined Variable Precision Gating.
VIE37 FPGA Implementation(S) of a Scalable Encryption Algorithm 2008
VIE38 System Architecture and Implementation of MIMO Sphere Decoders On 2008
FPGA
VIE39 Designing Efficient Online Testable Reversible Adders with New Reversible 2008
Gate
VIE40 FPGA Implementation of Low Power Parallel Multiplier 2008
VIE41 A Full-Adder-Based Methodology for the Design of Scaling Operation In 2008
Residue Number System
VIE42 Design Of Advanced Encryption Standard Using VHDL 2008
VIE43 An FPGA-based AES-CCM Crypto Core For IEEE 802.11i Architecture 2007
VIE44 Concurrent Error Detection in Reed–Solomon Encoders and Decoders 2007
VIE45 Compact Hardware Design of Whirlpool Hashing Core 2007

175, First Floor, Kodambakkam Road, Saidapet, Chennai-15


Ph: 044-43322196, Mobile: 9840989556, 9894229496
Mail: projects@hades.in, contact@hades.in www.hades.in
Our branches are in Madurai, Trichy, Salem, Vellore. Page |2

Anda mungkin juga menyukai