Anda di halaman 1dari 104

www.EEENotes.in

• ### 9. Construction and verification of 4 bit ripple counter and Mod-10 / Mod-12 Ripple counters. 10. Design and implementation of 3-bit synchronous up/down counter. 11. Design of experiments 3, 6, 7 and 9 using Verilog Hardware Description Language (Verilog HDL).

141351 /Digital /Lab Manual

Page 1

www.EEENotes.in

### ripple counter. 10.Design and implementation of 3-bit synchronous up/down counter. 11.Implementation of SISO, SIPO, PISO and PIPO shift registers using flip- flops. 12. Design of combinational and sequential circuits using Verilog Hardware Description Language

141351 /Digital /Lab Manual

Page 2

www.EEENotes.in

### OR GATE:

141351 /Digital /Lab Manual

Page 3

www.EEENotes.in

### AND GATE:

141351 /Digital /Lab Manual

Page 4

www.EEENotes.in

### NOT GATE:

141351 /Digital /Lab Manual

Page 5

www.EEENotes.in

### 2-INPUT NAND GATE:

141351 /Digital /Lab Manual

Page 6

www.EEENotes.in

### NOR GATE:

141351 /Digital /Lab Manual

Page 7

www.EEENotes.in

### Thus the different kinds of logic gates are studied.

141351 /Digital /Lab Manual

Page 8

www.EEENotes.in

### A full adder is a combinational circuit that forms the arithmetic sum of input; it consists of three inputs and two outputs. A full adder is useful to add three bits at a time but a half adder cannot do so. In full adder sum output will be taken from X-OR Gate, carry output will be taken from OR Gate.

141351 /Digital /Lab Manual

Page 9

www.EEENotes.in

### 0

141351 /Digital /Lab Manual

Page 10

www.EEENotes.in

+

• ### 1 1

141351 /Digital /Lab Manual

Page 11

www.EEENotes.in

= A’ (B’C+BC’)
=
A’( B
C)
+
A
=
+
B
+
+
+ A( BC’+BC)
+ A(B
C)

+

### HALF SUBTRACTOR

141351 /Digital /Lab Manual

Page 12

www.EEENotes.in

### FULL SUBTRACTOR FULL SUBTRACTOR USING TWO HALF SUBTRACTOR:

141351 /Digital /Lab Manual

Page 13

www.EEENotes.in

B
+
+
+

+

### Borrow = A’B + BC + A’C

141351 /Digital /Lab Manual

Page 14

www.EEENotes.in

### The half adder, full adder, half subtractor and full subtractor circuits are design and constructed and verify the truth tables.

141351 /Digital /Lab Manual

Page 15

www.EEENotes.in

### The availability of large variety of codes for the same discrete elements of information results in the use of different codes by different systems. A conversion circuit must be inserted between the two systems if each uses different codes for same information. Thus, code converter is a circuit that makes the two systems compatible even though each uses different binary code. The bit combination assigned to binary code to gray code. Since each code uses four bits to represent a decimal digit. There are four inputs and four outputs. Gray code is a non-weighted code. The input variable are designated as B3, B2, B1, B0 and the output variables are designated as C3, C2, C1, Co. from the truth table, combinational circuit is

141351 /Digital /Lab Manual

Page 16

www.EEENotes.in

### BINARY TO GRAY CODE CONVERTOR

141351 /Digital /Lab Manual

Page 17

www.EEENotes.in

### K-Map for G 1:

141351 /Digital /Lab Manual

Page 18

www.EEENotes.in

### 0

141351 /Digital /Lab Manual

Page 19

www.EEENotes.in

### K-Map for B 3:

141351 /Digital /Lab Manual

Page 20

www.EEENotes.in

### K-Map for B 1:

141351 /Digital /Lab Manual

Page 21

www.EEENotes.in

Binary Code
|

• ### 1 1

141351 /Digital /Lab Manual

Page 22

www.EEENotes.in

### E3 = B3 + B2 (B0 + B1)

141351 /Digital /Lab Manual

Page 23

www.EEENotes.in

### K-Map for E 1:

141351 /Digital /Lab Manual

Page 24

www.EEENotes.in

• ### 0 0

141351 /Digital /Lab Manual

Page 25

www.EEENotes.in

### EXCESS-3 TO BCD CONVERTOR

141351 /Digital /Lab Manual

Page 26

www.EEENotes.in

### A = X1 X2 + X3 X4

141351 /Digital /Lab Manual

Page 27

www.EEENotes.in

### K-Map for D:

141351 /Digital /Lab Manual

Page 28

www.EEENotes.in

### PROCEDURE:

141351 /Digital /Lab Manual

Page 29

www.EEENotes.in

### :

141351 /Digital /Lab Manual

Page 30

www.EEENotes.in

• ### 4 BIT BINARY ADDER/SUBTRACTOR:

141351 /Digital /Lab Manual

Page 31

www.EEENotes.in

### PIN DIAGRAM FOR IC 7483:

141351 /Digital /Lab Manual

Page 32

www.EEENotes.in

### 4-BIT BINARY SUBTRACTOR

141351 /Digital /Lab Manual

Page 33

www.EEENotes.in

### LOGIC DIAGRAM:

141351 /Digital /Lab Manual

Page 34

www.EEENotes.in

TRUTH TABLE :

 Input Data A Input Data B Addition Subtraction A4 A3 A2 A1 B4 B3 B2 B1 C S4 S3 S2 S1 B D4 D3 D2 D1 1 0 0 0 0 0 0 1 1 0 0 1 0 0 1 1 1 0 1 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 1 0 0 1 0 0 0 0 0 1 1 1 1 0 0 1 0 0 1 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 1 1 1 0 1 1 1 1 1 1 0 0 1 0 1 1 1 1 0 1 1 0 1 1 0 0 1 1 1 1 1 0 1 0 1

141351 /Digital /Lab Manual

Page 35

www.EEENotes.in

### LOGIC DIAGRAM:

141351 /Digital /Lab Manual

Page 36

www.EEENotes.in

### Y = S4 (S3 + S2)

 BCD SUM CARRY

141351 /Digital /Lab Manual

Page 37

www.EEENotes.in

 S4 S3 S2 S1 C 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 1 1 0 0 1 0 0 0 0 1 0 1 0 0 1 1 0 0 0 1 1 1 0 1 0 0 0 0 1 0 0 1 0 1 0 1 0 1 1 0 1 1 1 1 1 0 0 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1

### The 4-bit adder and subtractor are design and implement using IC 7483.

141351 /Digital /Lab Manual

Page 38

www.EEENotes.in

### A 0

141351 /Digital /Lab Manual

Page 39

www.EEENotes.in

1

3

### x 0

141351 /Digital /Lab Manual

Page 40

www.EEENotes.in

### 2 BIT MAGNITUDE COMPARATOR

141351 /Digital /Lab Manual

Page 41

www.EEENotes.in

141351 /Digital /Lab Manual

Page 42

www.EEENotes.in

### 8 BIT MAGNITUDE COMPARATOR

141351 /Digital /Lab Manual

Page 43

www.EEENotes.in

### 16 BIT ODD/EVEN PARITY CHECKER /GENERATOR

141351 /Digital /Lab Manual

Page 44

www.EEENotes.in

### PIN DIAGRAM FOR IC 74180:

141351 /Digital /Lab Manual

Page 45

www.EEENotes.in

### 16 BIT ODD/EVEN PARITY CHECKER

141351 /Digital /Lab Manual

Page 46

www.EEENotes.in

### 0

141351 /Digital /Lab Manual

Page 47

www.EEENotes.in

### :

141351 /Digital /Lab Manual

Page 48

www.EEENotes.in

### The function of Demultiplexer is in contrast to multiplexer function. It takes information from one line and distributes it to a given number of output lines. For

141351 /Digital /Lab Manual

Page 49

www.EEENotes.in

### Y = D0 S1’ S0’ + D1 S1’ S0 + D2 S1 S0’ + D3 S1 S0 CIRCUIT DIAGRAM FOR MULTIPLEXER:

141351 /Digital /Lab Manual

Page 50

www.EEENotes.in

### BLOCK DIAGRAM FOR 1:4 DEMULTIPLEXER:

141351 /Digital /Lab Manual

Page 51

www.EEENotes.in

### LOGIC DIAGRAM FOR DEMULTIPLEXER:

141351 /Digital /Lab Manual

Page 52

www.EEENotes.in

### D3

141351 /Digital /Lab Manual

Page 53

www.EEENotes.in

### PIN DIAGRAM FOR IC 74154:

141351 /Digital /Lab Manual

Page 54

www.EEENotes.in

### Thus the design and implementation of multiplexer and demultiplexer using logic gates and study of IC 74150 and IC 74154 were done.

141351 /Digital /Lab Manual