Product Functional Specification 14.1 inch WXGA Color TFT LCD Module Model Name: B141EW02 V.3
(C) Copyright
AU Optronics B141EW02 V3
1/30
Contents
1.0 Handling Precautions ..........................................................................................................4 2.0 General Description ..............................................................................................................5
2.1 Display Characteristics.............................................................................................................................. 5 2.2 Functional Block Diagram ......................................................................................................................... 6
3.0 Absolute Maximum Ratings .................................................................................................7 4.0 Optical Characteristics .........................................................................................................8 5.0 Signal Interface ...................................................................................................................10
5.1 Connectors ............................................................................................................................................. 10 5.2 Signal Pin ............................................................................................................................................... 10 5.3 Signal Description ................................................................................................................................... 11 5.4 Signal Electrical Characteristics .............................................................................................................. 12 5.5 Signal for Lamp connector ...................................................................................................................... 12
6.0 Pixel Format Image .............................................................................................................13 7.0 Parameter guide line for CCFL Inverter.............................................................................13 8.0 Interface Timings.................................................................................................................14
8.1 Timing Characteristics............................................................................................................................. 14 8.2 Timing Definition ..................................................................................................................................... 15
9.0 Power Consumption ...........................................................................................................16 10. Power ON/OFF Sequence ...................................................................................................17 11.0 Reliability /Safety Requirement........................................................................................18
11.1 Reliability Test Conditions ..................................................................................................................... 18 11.2 Safety ................................................................................................................................................... 18
(C) Copyright
AU Optronics B141EW02 V3
2/30
II Record of Revision
Version and Date V.0 2005/12/6 Page All Old description First Release NA New Description Remark
(C) Copyright
AU Optronics B141EW02 V3
3/30
12) Cold cathode fluorescent lamp in LCD contains a small amount of mercury. Please follow local regulations for disposal.
13) The LCD module contains a small amount of material that has no flammability grade, so it should be supplied by power complied with requirements of limited power source (2.11, IEC60950 or UL1950).
14) The CCFL in the LCD module is supplied with Limited Current Circuit (2.4, IEC60950 or UL1950). Do not connect the CCFL in Hazardous Voltage Circuit.
(C) Copyright
AU Optronics B141EW02 V3
4/30
357.7 (14.1") 303.36(H) x 189.6(V) 1280(x3) x 800 0.237 R.G.B. Vertical Stripe Normally White 200 Typ., 170 Min. (5 points average) 300:1 Min., 400:1 Typ. 25 Typ., 35 Max. +3.3 Typ. 5.0 Typ. 400 g Typ., 420 g Max. 320 Max(W) x 206 Max.(H) x 5.5(D) Max. R/G/B Data, 3 Sync, Signals, Clock (4 pairs LVDS) Native 262K colors (RGB 6-bit data driver) Haze 25%, Hard coating 3H, Glare type
[ C] [oC]
(C) Copyright
AU Optronics B141EW02 V3
5/30
X-Driver
(4 pairs LVDS) RxIN0 RxIN1 RxIN2 RxCLKIN LCD DRIVE CARD LCD Controller
Y-Driver
VDD GND
Backlight Unit
(C) Copyright
AU Optronics B141EW02 V3
6/30
Conditions
Note 1 Note 2 Note 2 Note 2 Note 2 30 min,x/y/z axis Half sine wave
7/30
[degree s] Vertical
5 Points 13 Points
(1) (2)
[cd/m2] %
5 points average
(1) (3)
(C) Copyright
AU Optronics B141EW02 V3
8/30
H/4
1
H/4 H H/4
4
H/4
1 4
2 5
H/4 H H/4
9
H/4 10
10 12 13
11
Gray Level 0 Gray Level 63 (1023, 767) Gray Level 63 (1023, 767)
(C) Copyright
AU Optronics B141EW02 V3
9/30
(C) Copyright
AU Optronics B141EW02 V3
10/30
The module uses a LVDS receiver embedded in AUOs ASIC. LVDS is a differential signal technology for LCD interface and high-speed data transfer device. Signal Name VEDID CLKEDID DATAEDID RxIN0-, RxIN0+ RxIN1-, RxIN1+ RxIN2-, RxIN2+ RxCLKIN-, RxCLKIN0+ VDD GND +3.3V EDID Power EDID Clock Input EDID Data Input LVDS differential data input(Red0-Red5, Green0) LVDS differential data input(Green1-Green5, Blue0-Blue1) LVDS differential data input(Blue2-Blue5, Hsync, Vsync, DSPTMG) LVDS differential clock input +3.3V Power Supply (Internal 2.5V logic operation) Ground Description
Note: Input signals shall be in low status when VDD is off. Internal circuit of LVDS inputs are as following. Signal Name +RED5 +RED4 +RED3 +RED2 +RED1 +RED0 +GREEN 5 +GREEN 4 +GREEN 3 +GREEN 2 +GREEN 1 +GREEN 0 +BLUE 5 +BLUE 4 +BLUE 3 +BLUE 2 +BLUE 1 +BLUE 0 -DTCLK Description Red Data 5 (MSB) Red Data 4 Red Data 3 Red Data 2 Red Data 1 Red Data 0 (LSB) (Red-pixel Data) Green Data 5 (MSB) Green Data 4 Green Data 3 Green Data 2 Green Data 1 Green Data 0 (LSB) (Green-pixel Data) Blue Data 5 (MSB) Blue Data 4 Blue Data 3 Blue Data 2 Blue Data 1 Blue Data 0 (LSB) (Blue-pixel Data) Data Clock Red-pixel Data Each red pixel's brightness data consists of these 6 bits pixel data.
Green-pixel Data Each green pixel's brightness data consists of these 6 bits pixel data.
Blue-pixel Data Each blue pixel's brightness data consists of these 6 bits pixel data.
DSPTMG
Display Timing
The typical frequency is 71.1 MHz. The signal is used to strobe the pixel data and DSPTMG signals. All pixel data shall be valid at the falling edge when the DSPTMG signal is high. This signal is stored at the falling edge of -DTCLK. When the signal is high, the pixel data shall be valid to be displayed.
(C) Copyright
AU Optronics B141EW02 V3
11/30
VSYNC HSYNC
Note: Output signals from any system shall be low or Hi-Z state when VDD is off.
!
-100 1.125
!
1.375
(C) Copyright
AU Optronics B141EW02 V3
12/30
0 1st Line
1278 1279 R GB R GB
R GB R GB
800th Line
R GB R GB
R GB R GB
170 2.5 50
! 7.0 65 1200 ! !
(Ta=25!)
(Ta=25!) (Note 2) (Ta=25!) (Note 3) (Ta= 25!) (Note 4) (Ta=25!) (Note 5) (Ta=25!) (Note 5)
! ! !
Note 1: DP-1 are AUO recommended Design Points. *1 All of characteristics listed are measured under the condition using the AUO Test inverter.
(C) Copyright AU Optronics B141EW02 V3
13/30
*2 In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen. *3 In designing an inverter, it is suggested to check safety circuit ver carefully. Impedance of CCFL, for instance, becomes more than 1 [M ohm] when CCFL is damaged. *4 Generally, CCFL has some amount of delay time after applying start-up voltage. It is recommended to keep on applying start-up voltage for 1 [Sec] until discharge. *5 The CCFL inverter operating frequency must be carefully chosen so that no interfering noise stripes on the screen were induced. *6 Reducing CCFL current increases CCFL discharge voltage and generally increases CCFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter. Note 2: It should be employed the inverter, which has Duty Dimming, if ICCFL is less than 4mA. Note 3: The CCFL inverter operating frequency should be carefully determined to avoid interference between inverter and TFT LCD. o Note 4: The inverter open voltage should be designed larger than the lamp starting voltage at T=0 C, otherwise backlight may be blinking for a moment after turning on or not be able to turn on. The open voltage should be measured after ballast capacitor. If an inverter has shutdown function it should keep its open voltage. for longer than 1 second even if lamp connector is open.
Note 5: Calculator value for reference (ICFL!VCFL=PCFL)
[MHz]
[nsec] [tck] [tck] [tck] [tx] [tx] [Hz]
TCLOCK
TH THD THB TV TVD Vsync
Note: DE mode
(C) Copyright
AU Optronics B141EW02 V3
14/30
TCLOCK
DOTCLK
Input Data
Invaild Data
Pixel 1
Pixel 2
Pixel 3
Pixel N-1
Pixel N
Invaild Data
Pixel 1
DE THB TH THD
DE TVB TVD TV
(C) Copyright
AU Optronics B141EW02 V3
15/30
! ! ! !
! !
100
! !
VDDns Lamp ICFL VCFL PCFL Total Power Consumption Note: VDD=3.3V
100
2.5
7.0 ! ! !
! ! !
(C) Copyright
AU Optronics B141EW02 V3
16/30
0.9VDD
0.9VDD
T7 T2 VALID DATA T5 T6 T3
0.1VDD
T4
LVDS Interface
Backlight On
Value Parameter T1 T2 T3 T4 T5 T6 T7 Min. 0.5 0 0 400 200 200 0 Typ. Max. 10 50 50 10 Units [ms] [ms] [ms] [ms] [ms] [ms] [ms]
(C) Copyright
AU Optronics B141EW02 V3
17/30
Required Condition
Note1: CCFL Life: 15,000 hours minimum Note2: MTBF(Excluding the CCFL) : 30,000 hours with a confidence level 90% Note3: According to EN61000-4-2, ESD class B: Some performance degradation allowed. No data lost. Self-recoverable. No hardware failures.
11.2 Safety
UL1950
(C) Copyright
AU Optronics B141EW02 V3
18/30
Week code
06/01
0AXXXG
Manufacturing area
B141EW02 V3
23mm
*XXXXXXXXXXXX-XXXXX
0A
Hardware: Note1
Note 1:
Firmware
IC Combination
Control Code
H/W
Source IC: NEC Gate IC: MEC Source IC: NT Gate IC: NT
0AXXG 1AXXG
0A 1A
(C) Copyright
AU Optronics B141EW02 V3
19/30
(C) Copyright
AU Optronics B141EW02 V3
20/30
Moisture-proof film
Label
PET band
Corner angle
Pallet
(C) Copyright
AU Optronics B141EW02 V3
21/30
www.DataSheet4U.net
www.DataSheet4U.net
(C) Copyright
AU Optronics B141EW02 V3
23/30
www.DataSheet4U.net
(C) Copyright
AU Optronics B141EW02 V3
24/30
www.DataSheet4U.net
2.5 Min
(C) Copyright
AU Optronics B141EW02 V3
25/30
www.DataSheet4U.net
www.DataSheet4U.net
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 20 21 (C) Copyright
00 FF FF FF FF FF FF 00
EISA Manuf. Code LSB Compressed ASCII Product Code hex, LSB first 32-bit ser #
06 AF 44 21 00 00 00 00
Week of manufacture Year of manufacture EDID Structure Ver. EDID revision # Video input definition Max H image size Max V image size Display Gamma Feature support Red/green low bits Blue/white low bits Red x/ high bits Red y Green x Green y Blue x Blue y White x AU Optronics
01 0F 01 03 80 1E 13 78 0A 87 C5 94 57 4F 8C 27 25 50
B141EW02 V3
27/30
www.DataSheet4U.net
22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39
White y Established timing 1 Established timing 2 Manufacturer's Timing Standard timing #1 Standard timing #2 Standard timing #3 Standard timing #4 Standard timing #5 Standard timing #6 Standard timing #7 Standard timing #8 Pixel Clock/10,000 (LSB) Pixel Clock/10,000 (MSB) Horiz. Active pixels(Lower 8 bits) Horiz.Blanking (Lower 8 bits) Horiz. Active pixels:Horiz. Blanking (Upper4:4 bits)
54 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 C7 1B 00 A0 50 20 17
01010100 00000000 00000000 00000000 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 11000111 00011011 00000000 10100000 01010000 00100000 00010111 00110000 00110000 00100000 00110110
84 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 199 27 0 160 80 32 23 48 48 32 54
3A 3B 3C
3D 3E 3F 40
30 30 20
Vert. Sync. Offset=xx lines, Sync Width=xx lines Horz. Ver. Sync/Width (upper 2 bits) Hori. Image size (Lower 8 bits) AU Optronics
36
41 42
00 30
00000000 00110000
0 48
(C) Copyright
B141EW02 V3
28/30
www.DataSheet4U.net
43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61 62 63 64 65 66 67 (C) Copyright
Vert. Image size (Lower 8 bits) Hori. Image size : Vert. Image size (Upper 4 bits)
BE 10 00 00 18
10111110 00010000 00000000 00000000 00011000 00000000 00000000 00000000 00001111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00100000 00000000 00000000 00000000 11111110 00000000 01000001 01010101 01001111 00001010 00100000 00100000 00100000 00100000 00100000
190 16 0 0 24 0 0 0 15 0 0 0 0 0 0 0 0 0 0 0 0 0 32 0 0 0 254 0 65 85 79 10 32 32 32 32 32
00 00 00 0F 00 00 00 00 00 00 00 00 00 00 00 00 00 20
00 00 00 FE 00
41 55 4F 0A 20 20 20 20 20
AU Optronics B141EW02 V3
29/30
www.DataSheet4U.net
68 69 6A 6B 6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7D 7E 7F Extension Flag Checksum Flag Flag Flag Data type tag:ASCII string Flag Manufacture P/N Manufacture P/N Manufacture P/N Manufacture P/N Manufacture P/N Manufacture P/N Manufacture P/N Manufacture P/N Manufacture P/N Manufacture P/N Manufacture P/N
20 20 20 20 00 00 00 FE 00 42 31 34 31 45 57 30 32 20 56 31 20 0A 00 DD
00100000 00100000 00100000 00100000 00000000 00000000 00000000 11111110 00000000 01000010 00110001 00110100 00110001 01000101 01010111 00110000 00110010 00100000 01010110 00110001 00100000 00001010 00000000 11011101
32 32 32 32 0 0 0 254 0 66 49 52 49 69 87 48 50 32 86 49 32 10 0 221
(C) Copyright
AU Optronics B141EW02 V3
30/30