Series XL and GXL Product Version 16.0 June 2007 19912007 Cadence Design Systems, Inc. All rights reserved. Portions Apache Software Foundation, Sun Microsystems, Free Software Foundation, Inc., Regents of the University of California, Massachusetts Institute of Technology, University of Florida. Used by permission. Printed in the United States of America. Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA. Allegro PCB Editor contains technology licensed from, and copyrighted by: Apache Software Foundation, 1901 Munsey Drive Forest Hill, MD 21050, USA 2000-2005, Apache Software Foundation. Sun Microsystems, 4150 Network Circle, Santa Clara, CA 95054 USA 1994-2007, Sun Microsystems, Inc. Free Software Foundation, 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA 1989, 1991, Free Software Foundation, Inc. Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, 2001, Regents of the University of California. Daniel Stenberg, 1996 - 2006, Daniel Stenberg. UMFPACK 2005, Timothy A. Davis, University of Florida, (davis@cise.ulf.edu). Ken Martin, Will Schroeder, Bill Lorensen 1993-2002, Ken Martin, Will Schroeder, Bill Lorensen. Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts, USA 2003, the Board of Trustees of Massachusetts Institute of Technology. All rights reserved. Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadences trademarks, contact the corporate legal department at the address shown above or call 800.862.4522. Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission. All other trademarks are the property of their respective holders. Restricted Permission: This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specied in this permission statement, this publication may not be copied, reproduced, modied, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions: 1. The publication may be used only in accordance with a written agreement between Cadence and its customer. 2. The publication may not be modied in any way. 3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement. 4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benet of any other party, whether or not for consideration. Patents: Allegro PCB Editor, described in this document, is protected by U.S. Patents 5,481,695; 5,510,998; 5,550,748; 5,590,049; 5,625,565; 5,715,408; 6,516,447; 6,594,799; 6,851,094; 7,017,137; 7,143,341; 7,168,041. Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information. Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor. Best Practices: Working with Backdrilling June 2007 3 Product Version 16.0 Backdrilling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Licensing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Prerequisites . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Terminology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Net Identication . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Applying the BACKDRILL_MAX_PTH_STUB Property in Constraint Manager . . . . . . 8 Stub Calculation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Exclusions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Pin Plating Restrictions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Applying the BACKDRILL_MIN_PIN_PTH Property . . . . . . . . . . . . . . . . . . . . . . . . . 11 Presst Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 User Overrides . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Setup and Analysis User Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Initially Launching the Backdrill Setup and Analysis Dialog Box . . . . . . . . . . . . . . . . 15 Why use the Cadence Default Passes? . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Set up of Custom Pass Sets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Analysis and Reporting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Board Testability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 NC Drill and Legend Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Enabling Backdrill Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Legend Customization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Contents Best Practices: Working with Backdrilling June 2007 4 Product Version 16.0 Best Practices: Working with Backdrilling June 2007 5 Product Version 16.0 1 Backdrilling Today's high-speed serial I/Otechnology handling 5 Gbps or higher presents new challenges for hardware engineers. Passing high frequency signals over a backplane requires minimizing the effect of plated through-hole (PTH) stubs. This can be controlled in the design space by using the full length of the barrel for signal layer transitions thus keeping stubs to a minimum or with the use of buried or blind vias. If these options are not available, stubs can be removed through a board-fabrication process called backdrilling, sometimes referred to as controlled depth counter-boring. The procedural steps and best practices for a successful implementation of backdrill setup and processing in Allegro PCB Editor are discussed in detail. Introduction Backdrilling is a board fabrication process that removes the unused section of plated through holes; typically connector pins and signal vias. A secondary, controlled depth drilling pass(s) removes all electro-deposited plating material in the PTH ensuring signal stubs are minimized. Stubs are the source of impedance discontinuities and signal reections which become more critical as data rates increase. Backdrilling can be performed from either side of the PCB and to multiple depths. Drill sizes used for backdrilling are typically 6 to 10 mils larger than the original tooling. Fabricators must be careful not to over drill beyond the calculated depths but also not to under drill, leaving unacceptable stubs. Tradeoffs between signal quality and manufacturing costs must be considered. Licensing Backdrilling is available in Allegro PCB Editor XL and above. Prerequisites Cross section must contain material thickness for both conductor and dielectric layers. Best Practices: Working with Backdrilling Backdrilling June 2007 6 Product Version 16.0 Backdrill Application Information Menu Location Manufacturing - NC - Backdrill Setup and Analysis Command backdrill setup Relevant Properties BACKDRILL_MAX_PTH_STUB (net) BACKDRILL_EXCLUDE (symbol, pin, via) BACKDRILL_MIN_PIN_PTH (symbol, pin) BACKDRILL_OVERRIDE (symbol, pin, via) BACKDRILL_PRESSFIT_CONNECTOR (symbol) Relevant Parameters Drill Legend (Include Backdrill) NC Drill (Include Backdrill) Associative Subclasses BACKDRILL-FLAG-TOP (violations-top) BACKDRILL-FLAG-BOT (violations-bot) NCBACKDRILL_LYR_LYR (legend) Best Practices: Working with Backdrilling Backdrilling June 2007 7 Product Version 16.0 Figure 1-1 Backdrill Flow in Allegro PCB Editor Terminology The following terms are associated with backdrilling. Exclusions and restrictions Analyze and Report Output Assign the BACKDRILL_MAX_PTH_STUB property Assign the BACKDRILL_MIN_PIN_PTH property to symbols Congure Overrides Apply the BACKDRILL_EXCLUDE property to symbols, pins or vias to exclude these elements from backdrill processing minimum plating rules to nets targeted for backdrilling [value = length] Identify Nets Apply the BACKDRILL_OVERRIDE property to pins or vias for explicit From:To Layer assignments (used on test coupons or pins to ensure backdrill depth does not violate Assign the BACKDRILL_MIN_PIN_PTH property to symbols minimum plating rules connectors if backdrilling is required from both sides of the Assign the BACKDRILL_PRESSFIT_CONNECTOR property to board. Contact range must be known Establish the number of passes for the From side (top, bottom, or both) Determine the objects to drill (pins, vias, or both) Graphical evaluation of pass setup, add passes or increase max stub allowance to resolve remaining violations Review log le for violations, exclusions, overrides, and general backdrilling statistics NC Legend: Enable the backdrill option. Each pass is represented by a unique legend similar to the blind/ buried via model NC Drill: Enable the backdrill option. Each pass is represented as a unique drill le. Drill size is nominal; the vendor determines drill overage Best Practices: Working with Backdrilling Backdrilling June 2007 8 Product Version 16.0 Net Identication The rst step in the backdrill application is the identication of nets targeted for potential backdrilling. The word potential is used, as ultimately backdrilling only affects pins and vias on nets that violate the maximumstub rule. Although a net is identied, it may be omitted from backdrilling if stub lengths are within margin. The net level property BACKDRILL_MAX_PTH_STUB can be applied at the schematic level, Cadence or third party, or within Allegro PCB Editor/Constraint Manager. The value of this property is the maximum allowable PTH stub and is restricted to length in database units. Applying the BACKDRILL_MAX_PTH_STUB Property in Constraint Manager The BACKDRILL_MAX_PTH_STUB property can be easily assigned to nets in Constraint Manager or by using Edit Property in Allegro PCB Editor. The Constraint Manager Process steps are as follows: 1. Open the General Properties worksheet located in the Net Workbook. 2. Scroll across the worksheet to the Backdrill Column. 3. Select relevant cells where backdrill property is to be applied. 4. RMB Change. 5. Enter the maximum stub value, or enter 0 if no stub is allowed. Backdrill Secondary drilling process that removes the unused section of plated through holes Counter-bore Alternative term for backdrilling Gbps Giga Bits per Second PTH Plated through hole Press t Connector whose pins are forced (spring loaded) in PCB, not soldered Allegro PCB Editor XL Formally known as Expert or 610 series RMB Right mouse button Stub Unused section of a plated through hole resulting in signal quality issues (reections, impedance discontinuity) Best Practices: Working with Backdrilling Backdrilling June 2007 9 Product Version 16.0 6. Click OK. Figure 1-2 Applying BACKDRILL_MAX_PTH_STUB in Constraint Manager Tip All backdrill application properties begin with a 'backdrill' prex. Stub Calculation A stub is calculated from either the top or bottom side of the board to the adjacent dielectric layer of where the trace enters the PTH. It is a prerequisite that all information pertaining to conductor and dielectric thickness be entered in the Cross Section form for stub analysis to be performed. The following example illustrates how a stub is calculated in Allegro PCB Editor. Property BACKDRILL_MAX_PTH_STUB Purpose Identication of nets targeted for backdrilling Usage Required Value Max allowable stub in length (database units) Objects Nets Backdrill analysis ag S Best Practices: Working with Backdrilling Backdrilling June 2007 10 Product Version 16.0 For example, a trace enters a pin on Layer_5, resulting in a stub fromboth the top and bottom side. The top side stub includes the thickness of conductor layers Top, Layer_2P, Layer_3, and Layer_4P in addition to the four dielectric layers, which includes the dielectric layer adjacent to Layer_5. The bottom side stub in calculated in a similar manner, utilizing layers Bottom, Layer_9_P, Layer_8, Layer_7_P, Layer_6 and the ve dielectric layers. Each side based stub, not the accumulated total, is compared individually against the BACKDRILL_MAX_PTH_STUB property value. Figure 1-3 Example: Stub calculation Exclusions It may be necessary to exclude certain objects from backdrilling even though stub violations are present. The BACKDRILL_EXCLUDE property can be applied to symbols, pins or vias at both the library and design level using Edit Property. Common examples might include solder tail connectors or a dense pin escape pattern in BGA areas. The PCB designer should consult with a manufacturing engineer before assuming all pin/via objects are suitable for backdrilling. Property BACKDRILL_EXCLUDE Purpose Excludes objects from backdrilling even though stub may be present Usage Optional Value Boolean (true/false) Best Practices: Working with Backdrilling Backdrilling June 2007 11 Product Version 16.0 Pin Plating Restrictions If soldered connectors are to be backdrilled, the manufacturer may specify a minimumplating depth to ensure its pins are fastened to the PCB properly. If pins on a connector with this restriction are to be backdrilled, the minimum pin plating depth into the PCB cannot be compromised. For example, consider the extreme case where backdrill passes are set up to remove the entire stub (BACKDRILL_MAX_PTH_STUB = 0). A trace connects two pins on layer TOP. When backdrilling is performed fromthe bottomside of the PCB, it will remove the entire stub by drilling beyond Layer 2, stopping in the dielectric material before Layer Top. The remaining plating thickness after backdrilling is the conductor thickness of layer TOP (approximately 2 mils) plus a portion of the adjacent dielectric layer. The sum of these thicknesses is unlikely to meet minimum plating requirements for the connector. Applying the BACKDRILL_MIN_PIN_PTH Property The BACKDRILL_MIN_PIN_PTH property can be applied to symbols or pins using Edit Property. Backdrill passes are prevented from removing a stub on objects within this depth range. If a pass falls within the range of the minimumpin plating depth, the backdrill analysis code ags that location with a "P" symbol, indicating a stub does exist, but the pin will not be backdrilled due to the plating restriction. The backdrill code will not automatically 'back-off' to a depth where the minimumplating requirement is satised but results in a stub violation. The PCB designer, when assessing P code violations, is advised to: I Consider rerouting the signals on other layers to reduce the stub length while maintaining minimum pin plating requirements. Objects Symbols, pins, vias Backdrill analysis ag X Best Practices: Working with Backdrilling Backdrilling June 2007 12 Product Version 16.0 I Consult with engineering and discuss the possibility of increasing the value of the BACKDRILL_MAX_PTH_STUB property on the affected nets. I Create a new backdrill pass set to accommodate the targeted layer to backdrill to. I Apply the BACKDRILL_OVERRIDE property to a layer that satises the min pin plating requirement; treat stub violations as acceptable. Presst Connectors The backdrill code under normal circumstances will not backdrill pins from the same side a connector is placed on. The exception to this rule may apply to your presst connectors. Presst connector pins are spring loaded or forced into the PCB making contact with the barrel of the hole in a specic range. A stub can result from both sides of the board up to but not including either the trace and/or the contact range. The illustration below shows an actual presst pin and how a trace entering just above the contact range results in stubs from both the top and bottom side of the PCB. Property BACKDRILL_MIN_PIN_PTH Purpose Ensures minimum pin plating depth is not compromised Usage Optional Value Length Objects Symbols, pins Backdrill analysis ag P Best Practices: Working with Backdrilling Backdrilling June 2007 13 Product Version 16.0 If backdrilling is required from both sides, the property BACKDRILL_PRESSFIT_CONNECTOR must be applied to the symbol. Backdrilling will not be permitted into the dened contact range. After some investigation, the contact ranges may not be specied on the actual connector specications. Inquiries to the manufacturer may be required to obtain this information. Property BACKDRILL_PRESSFIT_CONNECTOR Purpose Use on presst connectors to permit backdrilling from both sides of the board. Backdrill depth will not protrude into contact range as dened by the property string. Usage Optional Value <value1:value2> where values = pin contact range; this value must be obtained from the manufacturer Objects Symbols Backdrill analysis ag n/a Best Practices: Working with Backdrilling Backdrilling June 2007 14 Product Version 16.0 Tip Develop a plan to incorporate the following properties at the library level: BACKDRILL_MIN_PIN_PTH, BACKDRILL_EXCLUDE, and BACKDRILL_PRESSFIT_CONNECTOR. User Overrides In most cases, the backdrill layer ranges dened in the Backdrill Setup and Analysis user interface satisfy your requirements to manage stubs. The BACKDRILL_OVERRIDE property allows user-specied control of layer ranges for any pin or via and fromether side of the board or both. This is done regardless of violations that may result, such as testpoint conicts or backdrilling through a connection. The override property was considered for the design of test coupons where the OEM wishes to evaluate the performance of the board fabricator with respect to the adherence of depth ranges. The designer may override the "to" layer to effectively drill out the layer where the trace connects the pin/via. The expected usage of this property is limited; please exercise caution to prevent accidental over-drilling. Setup and Analysis User Interface The heart of the backdrill application is the Backdrill Setup and Analysis user interface located in the Manufacturing NC menu of Allegro PCB Editor. This controls the side of the board to be backdrilled from, object types, and number of passes per side. Analysis in the form of graphical violations and a detail log le is provided when Analyze is performed. The UI is facilitates experimentation by editing pass sets. The actual pass sets to effectively remove stubs into their margin range may require some trial runs before a nal assessment is made. Property BACKDRILL_OVERRIDE Purpose User-specied backdrill range Usage Optional: special circumstances Value TOP:<layer_name>:BOTTOM:<layer_name> Objects Pins, Vias Backdrill analysis ag O or W (warning) Best Practices: Working with Backdrilling Backdrilling June 2007 15 Product Version 16.0 Initially Launching the Backdrill Setup and Analysis Dialog Box Upon invocation, you see two pre-seeded rows enabling backdrilling to be performed on all objects, from either side of the board, and to all layers necessary to completely remove the entire stub regardless of the value assigned to the BACKDRILL_MAX_PTH_STUB property. Essentially if using the Cadence default passes, you allow the software unlimited bandwidth to completely remove the entire stub of nets assigned the BACKDRILL_MAX_PTH_STUB property. In Figure 1-4, note the number 21 in the Passes column. This number is derived from the total layer count of the PCB, which 22. Backdrilling in this case would be allowed to drill any of 21 combinations of layer ranges fromeach side of the board but never fromTop to Bottom or Bottom to Top. Figure 1-4 Backdrill Setup and Analysis Dialog Box Best Practices: Working with Backdrilling Backdrilling June 2007 16 Product Version 16.0 Why use the Cadence Default Passes? These passes can provide quick and valuable feedback as to the actual layer ranges required to backdrill out all stubs. This of course can be a very expensive approach to backdrilling and for most is probably not within the realms of possibilities at this time. This setting, however, could be the standard in years to come as signal rates continue to increase. After running Analyze, view the log le and note information in the General Analysis Section. This may give you an idea how to plan your strategy for your pass setup and also BACKDRILL_MAX_PTH_STUB values. Best Practices: Working with Backdrilling Backdrilling June 2007 17 Product Version 16.0 Tip The Backdrill Setup and Analysis dialog box can be used to experiment with different pass set strategies. The Cadence-supplied pass sets provide quick means to evaluate the steps required to remove all stubs on nets identied with the BACKDRILL_MAX_PTH_PROPERTY. Best Practices: Working with Backdrilling Backdrilling June 2007 18 Product Version 16.0 Set up of Custom Pass Sets In all likelihood, the hardware or SI Engineer has provided some tolerance with respect to stub lengths. The use of the Cadence default pass sets would be too aggressive and expensive of an approach to backdrilling if margins or error are permitted. The following are the steps required to add user dened passes. 1. Disable default rows: After opening the dialog box, disable the two default rows as shown below. 2. Insert new Pass Set: Hover over an existing row, then click Right Mouse Button (RMB) New Pass Set to add the third row. Best Practices: Working with Backdrilling Backdrilling June 2007 19 Product Version 16.0 3. Enter side and object Information: The drop-downs provide Boolean options for side of board (top or bottom) and objects (pin, vias, pins&vias). 4. Enter number of Passes: Estimate the number of pass sets you need to meet stub requirements. Enter an integer in the Passes cell. 5. The value entered automatically expands the pass set to that number of rows. The next step is to map the bottom side to user-selected layers. 6. Select To layers from the dropdowns: The To Layer represents a signal or plane layer. The depth calculated includes the dielectric layer adjacent to it. Best Practices: Working with Backdrilling Backdrilling June 2007 20 Product Version 16.0 7. The log le provides the layout cross section and depths from either side. The depth includes the adjacent dielectric layer. For example: Layer Top to Top = .700 + 6.000 = 6.7000. Best Practices: Working with Backdrilling Backdrilling June 2007 21 Product Version 16.0 Best Practices: Working with Backdrilling Backdrilling June 2007 22 Product Version 16.0 8. Enable one or more of the pass sets: To enable all, use RMB Enable Pass Set. 9. Adding new row to pass set: Hover over any existing row in the pass set, then RMB - Insert. The new row is added below the row the cursor is on. Best Practices: Working with Backdrilling Backdrilling June 2007 23 Product Version 16.0 10. Is Backdrilling required from the Top Side? If so, hover over any row, then RMB New Pass Set. 11. Enter Top in the From Side cell, then enter object type and number of passes similar to the method used for Bottom side entry. Best Practices: Working with Backdrilling Backdrilling June 2007 24 Product Version 16.0 Analysis and Reporting The complete removal of all stubs to within their specied margins is expected to be a recursive process. It may be necessary to adjust your pass sets or max stub values to resolve the violations that are generated after Analyze is executed. When the Analyze button is selected, violations and exclusions are graphically represented on subclasses BACKDRILL- FLAG-TOP or BOTTOMas well as listed in the log le. The violations are not DRCs, but rather character-based codes that provide information as to remaining stubs or objects tagged as exclusions. The following table outlines the violation codes and suggests actions to take when considering resolution: Best Practices: Working with Backdrilling Backdrilling June 2007 25 Product Version 16.0 Board Testability The decision to backdrill may impact your in-circuit test strategy. Any pin or via tagged as a testprobe will not be backdrilled fromthat side. This could cause a signicant reduction in test coverage as most testprobes are placed on pin and via objects. Take advantage of adding testprobes directly on outer layer traces where feasible to do so. Code Description User Action S Maximum Stub Length Violation Add new pass, increase max stub value on net, reroute trace to reduce stub length P Minimum Pin PTH Length Violation Increase max stub value on net, re-assess pass-set C Pin is on component side Create new pass set from other side of board T Pin/Via is a testpoint on the side being backdrilled Discuss with ATE, move testprobe to another object. A tradeoff may be necessary. Know your strategy before you get to this point. X Pin/Via excluded from backdrilling Review stub violations with EE/SI. Reroute if possible to reduce stub length. R Pin/Via has no routed connection Remove backdrill_max_pth_stub property from net assuming net may be a 1 pin net. O Pin/Via has user override property applied dening from:to layer Check log le for warning codes; over-drilling into or beyond etch layer possible. W Pin/Via has user override property applied, warning detected as depth exceeds etch layer making contact to pin/via Check each location carefully to ensure this is your intent Best Practices: Working with Backdrilling Backdrilling June 2007 26 Product Version 16.0 NC Drill and Legend Output The output of backdrill data can be compared to the way buried/blind via data is output. Separate Legends and NC Drill les are created for each backdrill pass. While dielectric layers are used in analysis calculations, the NC Drill output will be based on conductor layers only. It is assumed fabricators will control the stop depth somewhere in the dielectric layer adjacent to the conductor layer listed in the NC output. Drill sizes listed are nished sizes. Allegro PCB Editor makes no attempt to list actual drill bits used for backdrilling. Enabling Backdrill Output The output of backdrill data is controlled by the parameter Include backdrill located in both the NC Drill and NC Legend dialog boxes. Best Practices: Working with Backdrilling Backdrilling June 2007 27 Product Version 16.0 NC Legend Similar to the standard NC Legend, the backdrill legend provides a symbolic representation of the sites to be backdrilled. The legend table lists nished size, not oversized tooling, along with Cadence supplied notes: 1. Drill sizes listed in Legend are considered nished. 2. Vendor is required to select tooling for overdrilling. 3. Legend does not specify depth into adjacent dielectric layer. In Figure1-5, the NC Drill Legend accounts for all sites to be backdrilled fromthe Bottomside through Layer_6 into the dielectric layer between Layer_6 and Layer_5. The actual depth range into the dielectric material may vary from vendor to vendor, hence Cadence makes no effort to supply controlled depth data. Tip Backdrill notes are supplied in the default .dlt le and can be edited to accommodate your process requirements. Best Practices: Working with Backdrilling Backdrilling June 2007 28 Product Version 16.0 Figure 1-5 Backdrill Legend Legend Customization The gure above shows the total drill count as well as separate unit columns for Inches and Metric. Total Quantity is enabled by editing the ?ShowTotalQuantity variable. Best Practices: Working with Backdrilling Backdrilling June 2007 29 Product Version 16.0 The additional Metric columns were added in two parts. 1. AlternateUnits variable is set to millimeters 2. ColumnDenitions holesize2 and tolerance2 dened Best Practices: Working with Backdrilling Backdrilling June 2007 30 Product Version 16.0