80 Realtek RTL8201CL

W
M.T
O
W
Y.C
M.T
.100
O
W
WW .100Y.C M.TW
O
W
W
WW .100Y.C M.TW
T
.
M
O
W
.CO .TW
Y
WW .100Y.C M.TW
0
0
1
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
W
WW .100Y.C M.TW
T
.
O
W
M
WW 00Y.CO .TW
.CO .TW
WW .100Y.C M.TW
Y
W
0
0
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
OM
W.1
M.T
.100
OM
W.1
WW .100Y.C M.TW
WW 00Y.CO .TW
WW .100Y.C M.TW
O
W
O
W
OM
W.1
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W RTL8201CL
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
RTL8201CL-LF
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
0
W
.T
0
W RTL8201CL-VD
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W RTL8201CL-VD-LF
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
W
.100
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
.T
00
W
WW .100Y.C M.TW
M.T
.100
W.1 Y.COM W
O
W
O
W
W
C
.
W
W
.T
WW .100Y
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
.1
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
.T
W
WW .100Y.C M.TW
.100
M.T
.100
OM
W
O
W
C
.
O
W
W
C
Y
W
W
.TW
WW .100Y.
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
0Y. 1.24
WW .10Rev.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
W
04WNovember
Y.C2005 .TW
WW .100Y.C M.TW
100
WW .100Y.C M.TW
M
.
W
O
W
.CO .TW
O
W
W
Track
ID:
JATR-1076-21
C
.
Y
W
C
W
.
0
Y
W
W
W
0
Y
W
.T
00
W
W.1 Y.COM W
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
.T
W
00
W
.T
WW .100Y
.100
W.1 Y.COM W
M.T
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
.T
WW .100Y
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
Y
W
W
WW .100Y.
WW .100Y.C M.TW
M.T
.100
M.T
O
W
O
W
C
.
O
W
W
Y
W
WW .100Y.C M.TW
WW .100Y.C M.TW
.100
W
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C
WW .100Y.C M.TW
W
O
W
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
SINGLE-CHIP/SINGLE-PORT
10/100M FAST ETHERNET PHYCEIVER
DATASHEET
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
COPYRIGHT
W
WW .100Y.C M.TW
T
.
M
CO of this
WW 0No
W document may be reproduced,
.COCorp..TW
2005 Realtek Semiconductor
All rights W
reserved.
0Y.part
Y
0
1
0
M.T
.
1
M
.
O
W
O
W
C
transmitted, transcribed,
stored in a retrieval system,
or translated
language in any form or by any
Y. into any
WW
.TW
WW .100Y.C M.TW
100 Corp.
M
.
O
W
means without the written
permission
of
Realtek
Semiconductor
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
.TW
O
W
M
WW 00Y.CO .TW
.CO .TW
WW .100Y.C M.TW
Y
W
0
0
M
.1
OM
WW 00Y.CO .TW
W.1 Y.DISCLAIMER
WW 00Y.CO .TW
C
W
W
W
M
.1
M without warranty
.1
M.T
.100 Realtek
this document
is,
of any0Ykind,
expressed nor implied,
.CO neither
WW
.CO
WW 00as
W
.CO provides
Y
W
W W 00Y
.TW
W
0
W
T
. purpose. Realtek W
1 make O
M
.
.Tbut not limited to,
1
M
.
1
including,
the
particular
may
improvements
and/or changes in
M
.
O
W
.C
O
W
W
0Ytime.
Y.C
WW at .any
TWdocument could include
.
W or in the
0
0
Y.Cdocument
WW
T
.
1
0
WW .100this
T
M
.
product
described
in
this
document
This
.1
OM
OM
WW 00Y.CO .TW
W
WW 00Y.Cerrors.
W
W
W
W
T
inaccuracies
or
typographical
.
0Y.C M
WW .10technical
T
.
W.1 Y.COM W
W.1 Y.COM W
O
W
W
W
C
.
W
.T
W
.T
WW .100Y
.100
.TW
100
M
.
OM
W
M
O
W
C
.
O
W
W
C
W
.
Y
W
C
.
Y
W
W
.TW
WW TRADEMARKS
M.T
.100
.TW
100
00Y
M
.
O
1
W
M
.
O
W
W
W
.C
Y.C
W
.CO .TW
WOther
.TW in this document
of Realtek
names
WW Semiconductor
.TCorporation.
100 mentioned
00Y
WW Realtek
M
.
1
00Y is a trademark
M
.
O
1
W
M
.
O
W
.C
W
W
W
trademarks
.CO .TW
Y.C respective
00Y
0their
WW .of
TW owners.W
.
1
0
WW are .trademarks/registered
M.T
.
1
00Y
M
O
1
W
M
O
W
C
.
O
W
W
W
Y
W
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
.100
O
W
O
W
C
.
O
W
WW .100Y
WW 0THIS
WW .100Y.C M.TW
0Y.C DOCUMENT
WUSING
M.T
.TW
O
1
W
M
.
O
W
C
W provides
.C
Y. detailed
.CO .TW
WWdocument
.TWprogramming
This
for W
theWsoftware
.TWreferenceWand W
100
00Yengineers
W
M
.
1
00Y isMintended
M
.
O
1
.
O
W
O
W
information.
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O document is current
W that
W
Winformation
Though
effort
made W
toW
ensure
this
W
.CO has.Tbeen
0Y.C more
Y.C
WW and.1accurate,
W
0
0
Y
T
.
0
0
WW every
M.T
1
0
M
.
O
1
W
M
.
O
W
C
.
may have
become
available
subsequent
to
the
production
of
this
guide.
In
that
event,
please
your
O
W
WW .100Y
WW 00Y.C
.Tcontact
W
WW .100Y.C M.TW
W
T
M
.
O
W
Realtek representative
for additional information
that may
process.
O help in the development
W
OM
W.1
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
.1
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
.T
W
WW .100Y.C M.TW
.100
M.T
.100
OM
W
O
W
C
.
O
W
W
C
Y
W
W
.TW
WW .100Y.
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .T
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
W
.T
WW .100Y
.100
.TW
100
M
.
W
M
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
Single-Chip/Port 10/100 Fast Ethernet
ii
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
REVISION HISTORY
W
WW .100Y.C M.TW
T
.
M
.CO
WW
CO
.Date
Y
Revision
Release
0
.TWSummary W W.100Y OM.TW
0
1
M
.
O
W
1.0
First
W release.WW .100Y.C M.TW
Y.C
0
WW 2003/06/09
T
.
0
1
.
W
1.1
2003/09/26
OM Minor cosmetic changes.
W
.CO .TW
W LED Pin
WW
W
00Y
WW .100Y.C M.T
Modify
behavior.
1
T
M
.
.
W
O Add LED multi-mode
W
CO LEDTand
.(7.5
OM 1.2
W
C
W PHY Address
.
Y
W
C
2004/01/20
definition
W
.
0
Y
W
W
.T
M.
.10
.TW
100
00Y
M
.
O
1
W
M
.
O
Configuration,
page
19).
W
C
.
O
W
.C
WW info.1(Table
00Y 31). M.TW
WW .100Y.C M
.TW
Add
Power dissipation
.TW
00Y
1
W
M
.
O
W
CO
W default setting
<0:8>
to. 0 (Table.T
9).W
0Y
WW changed
WW 00Y.CO .TW
0
WW .100Y.C Bit
T
.
1
M
.
M
O
1
W
M
.
O
W
Bit <0:13> default setting
changed Y
to.C
0 (Table 9).W
O
W
WWchanged
.T
WW .100Y.C BitM
.TWdefault setting
100to 0 (Table
WW .100Y.C M.TW
.
<5:7>
OM14).
W
O
W
C
.
O
W
W
C
Y
W changed
.TW
WW .100Y. Bit <17:5>
.TWdefault setting
WW .100Y.C M.TW
M17).
.100to 1 (Table
M
O
W
O
W
C
Bit
<25:0>
default
setting
changed
to
0
(Table
20).
.
O
W
WW .100Y
.TW
WW .100Y.C
.TW
WW .100Y.C M.TW
M
Bit O
<25:1>
default setting changed
to 0 (Table
20).
M
O
W
W
C
O
W
.C <25:11~7>
Y.
WWchanged
(Table
.TW20).
WW .100YBit
.TW default setting
WW .100Y.C M.TW
M
.100to 00001
M
O
W
O
W
1.21
2004/10/12
Package
W
Y.CInformation,
CO
W See section
Y.C additions.
WW10, Ordering
.TW page 33.
WW .100Correction
.TTable
100 Counter
WW .100Y.1.22
M
.
.TW 2005/04/11
M
to
18,
Register
18
RX_ER
(REC), page 13.
O
W
M
O
W
.C
O
W
W 39, Transformer
WW Characteristics,
.TW30.
00Y
0Y.C M
WW .10Correction
to.T
Table
page
1
WW .100Y.C M.TW
M
.
O
W
O
W
C
.
O
W
W
identification
information.Ton
Wpage 3 and on
.Clead (Pb)-free packageW
Y
WW .1Added
00Y33. M.TW
WW .100Y.C M.TW
M
.100
O
page
W
O
W
C
.
O
W
W
W Corrected
W 10Base-T
0Y 21 (10Base-T
Y.C error .inT7.8.3
WW
TX/RX,
0Y.C M.TW2005/07/29W
WW .101.23
M.T Transmit
.10page
100
M
.
O
W
O
W
C
O
W
.C
at
=> clock
W
0Y.
WWat 2.5MHz).
.TW
WW Function
.T25MHz
10page
00Y _ clock
WW .100Y.C M.TW
M
.
1
M
.
O
W
Corrections
to
Table
32,
Input
Voltage:
Vcc,
23.
O
W
O
W
.C
Y.C
W
WW => .Minimum
.TW
WW .Vcc
._TMinimum
100
00_YTTL Voh
WW .100Y.C M.TW
0.9*Vcc
0.65*Vcc
M
1
M
O
W
W
.C
O
W
W
.COVol _ .Maximum
TTL
0.1*Vcc
WW=> Maximum
00Y 0.3*Vcc
WW Vcc
TW
1
0_0Y
WW .100Y.C M.TW
M.T
.
1
M
.
O
W
O
Vcc
_
TTL
Ioz
_
Minimum
-10uA
=>
Minimum
-110uA
W
C
.
O
W
W
Y
Y._CMinimum
WW .-110uA
WW Vcc.1_00Iin
.TW
100
WW .100Y.C M.TW
M.T
-1.0uA => Minimum
M
O
W
O
W
C
O
W
Y.
Maximum
1.0uA => Maximum
WW 100uA
.TW
WWVcc ._10Iin0Y_.C
.TW
100
WW .100Y.C M.TW
M
.
M
O
W
O
1.24
Revised
1,.C
page 4 (pins
2, 3, 4, 5, 6, and
O2005/11/04
W
WW Table
WW 25)..100Y.C M.TW
W
TW
.12
00Y 17, page
WW .100Y.C M.TW
1
Corrected
Table
(bits
17:6
and
17:5).
M
.
O
W
O
W
O
W
.Cpage
W
Y18,
WW .100Y.C M.TW
Corrected
13
(mode).
0
WW Table
T
.
0
WW .100Y.C M.TW
M I I ).
.1
Revised
Table 32,Ypage
O
WW 00Y.CO .TW
W
PL, PH
.CO23 (I.IN,
WW
C
W
.
W
W
W
0
Y
W
T
W
Revised Table
24M
(t8).
.1033, page O
W.1 Y.COM W
M.T
.100
W
O
W
W
C
.
W
C
W
Y 25 (t6,.tT
W
.T
Revised
W
00
W Table.134,
00page
WW .100Y.
M 7, t9).
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
.T
W
WW .100Y.C M.TW
.100
M.T
.100
OM
W
O
W
C
.
O
W
W
C
Y
W
W
.TW
WW .100Y.
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .T
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
W
.T
WW .100Y
.100
.TW
100
M
.
W
M
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
iii
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W
WW .100Y.C M.TW
T
.
M
O
W
.CO .TW
Y
WW .100Y.C M.TW
0
0
1
M
.
O
W
O
W
1. GENERAL DESCRIPTION................................................................................................................................................1
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
2. FEATURES...........................................................................................................................................................................1
W
WW .100Y.C M.TW
T
.
M
WW 00Y.CO .TW
WW 00Y.CO .TW
.C3.O BLOCK
W
DIAGRAM.............................................................................................................................................................2
W
Y
W
0
T
.
0
W.1 Y.COM W
W.1 Y.COM W
W
W.1 Y.4.COM
W
W
.T
PIN.T
ASSIGNMENTS
W
00
W ...........................................................................................................................................................3
.T
.100
W.1 Y.COM W
M
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
W
.T
00
EAD (PB)-FREE
Y. 4.1. .TLW
W PACKAGE
M.T ................................................................................................................3
.10I0DENTIFICATION
W.1 Y.COM W
M
.100
O
W
O
W
W
C
.
W
W
Y
W
.T
W..........................................................................................................................................................4
DESCRIPTIONS
WW .1005.Y.CPIN M
.100
.TW
M.T
.100
OM
W
O
W
C
.
O
W
W
C
W
Y
W
Y.C
WW .100Y.
MII
INTERFACE ............................................................................................................................................................4
.TW
WW .1005.1.
M.T
.100
.TW
M
O
W
M
O
W
C
.
O
W 5.2.
W
SNI (SW
ERIAL NETWORK
OW
NLY ....................................................................................................5
WINTERFACE
Y).C10MBPS.T
WW .100Y
0Y.C CM
WW .105.3.
M.T
.T INTERFACEW
100
M
.
O
W
LOCK
.......................................................................................................................................................5
O
W
C
W
W
.C
W
.CO BPS
WW .100Y.
.TW
/100MBPS NW
ETWORK .I1
NTERFACE
00Y ....................................................................................................................6
WW .15.4.
M.T
.TW
00Y 10M
M
O
W
M
O
W
W
.C
DEVICE CW
ONFIGURATION
INTERFACE
...........................................................................................................................6
.CO
WW .100Y.C M.TW
0Y
WW
.TW
0ONFIGURATION
WW .5.5.
.T
1
00Y LEDMINTERFACE
M
.
1
5.6.
/PHY
A
DDRESS
C
.......................................................................................................6
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
.CPOWER
W
W
Y
W
0
WW 5.7.
T
AND
G
ROUND
P
INS
..........................................................................................................................................7
.
W.1 Y.COM W
.10
W.1 Y.COM W
OMAND OTHER PINS ...............................................................................................................................................7
W
W
W
C
5.8.
R
ESET
.
W
W
W
.T
W
M.T
.100
.TW
100
00Y
M
.
O
1
W
M
.
O
W
C
.
W
.CODESCRIPTIONS
............................................................................................................................................8
WW .100Y
WWREGISTER
WW .100Y.C M.TW
W6.
M.T
.TW
00Y
O
1
W
M
.
O
W
C
W
.C
.CO 0 B.TASIC
WW .100Y.
6.1.
R
EGISTER
.TW
W MODE CONTROL
WW R.EGISTER
.TW
00Y ............................................................................................................8
0Y
WW
M
1
0
M
O
1
W
M
.
O
6.2.W REGISTER
EGISTER ...............................................................................................................9
O 1 BASIC MODE STATUSWRW
.C
WW .100Y.C M.TW
W
WEGISTER.1....................................................................................................................9
.TW
00Y
0Y.C 2M
W6.3.
.TW
1
0EGISTER
R
PHY
IDENTIFIER R
M
1
.
WW 00Y.CO .TW
.CO .TW
WW 2....................................................................................................................9
.CO3 PHY
Y
W
WW REGISTER
6.4.
I
DENTIFIER REGISTER
W
0
Y
W
0
0
W
T
.
0
M (ANAR) ....................................................................10
1EGISTER
W.1 Y.COM W
W.1 Y.CRO
6.5.WW.R
4OAM
UTO-NEGOTIATION ADVERTISEMENT
EGISTER W
W
W
C
.
W
.T
W
00
Y
.T
W
6.6.
R.EGISTER
UTO
-NEGOTIATIONW
LINK PW
ARTNER
.100 ABILITY
100 5 A
W.1 Y.COM W
M.T
OMREGISTER (ANLPAR)......................................................10
O
W
W
C
.
W
C
W
Y
W
.T
6.7.WW REGISTER
EGOTIATION
EW
XPANSION R0EGISTER
(ANER)
W
00
Y. 6 AUTO-N
M.T .............................................................................11
.1 0
W.1 Y.COM W
MAY.TSETUP REGISTER (NSR).............................................................................................................12
.100 16 NW
O
W
O
W
WEGISTER
6.8. WR
C
.
W
.T
W
Y.C
WW E.1RROR
.TW (LBREMR)
00Y MASKM
.100
6.9. W REGISTER
REGISTER
.................................................12
OM
W
M.T , BYPASS, RECEIVER
.100 17 LOOPBACK
O
W
C
.
O
W
W
C
W
Y
W
Y.
W
W
Y.C
W.....................................................................................................................13
6.10. WW
REGISTER
RX_ER .CTOUNTER
(REC)
.TW
M.T
.100
100
0018
M
.
O
1
W
M
.
O
W
C
.
O
W
W 19YSNR
6.11.
RW
EGISTER
DISPLAY
REGISTER .......................................................................................................................13
W
Y
W
WW .100Y.C M.TW
0 T.C
M.T
.100
.TW .....................................................................................................................................13
025
O
1
6.12. WREGISTER
EST REGISTER
W
M
.
O
W
C
W
W
.CO .TW
WW .100Y.
WW .100Y.C M.TW
WW .1DESCRIPTION.......................................................................................................................................14
M.T
00Y
O
W
7. FUNCTIONAL
M
O
W
W
.CO .TW
WW .100Y.C M.TW
WW .100Y.C M.TW
WW M.1ANAGEMENT
00Y
O
W
M
7.1.
MII ANDW
I
NTERFACE
..........................................................................................................................14
WW 00Y.CO .TW
.CO .TW
WW .100Y.C M.TW
W Transition.....................................................................................................................................................14
Y
W
7.1.1. W
Data
0
M
.1
O
W
M
.10
WW 00Y.CO .TW
7.1.2.
Serial
Management...............................................................................................................................................15
.CO .TW
WW .100Y.C M.TW
WW
Y
W
0
W
0
M
.1
7.2.
AUTO-NEGOTIATION
ARALLEL DETECTION ......................................................................................................16
OPM
WW 00Y.CO .TW
W.1 YAND
WW 00Y.CO .TW
C
.
W
W
W
W
W the Medium
7.2.1.
Setting
and.TInterface Mode to MAC.........................................................................................16
M
.1
M
.1
.100 Type
OM ...............................................................................................................................16
WW 00Y.CO .TW
WW 00Y.CO .TW
C
7.2.2.
UTPW
Mode
Interface
.
W
WWand 0MII
W
Y
W
0
M
.1
.T
.1 SNI
7.2.3.
UTP ModeW
and
Interface
W.1 Y.COM W
OM ...............................................................................................................................17
WW 00Y.CO .TW
W
C
.
W
W
W
W
.T
00
.T
7.2.4.
FiberW
Mode and.1MII
00YInterface..............................................................................................................................17
W.1 Y.COM W
W.1 Y.COM W
OM
W
W
W
C
.
7.3.
FLOW CONTROL
S
UPPORTY..........................................................................................................................................17
W
W
W
.T
W
M.T
.100
.TW
100
00 ANDM
M
.
O
1
W
.
O
W
C
7.4.
HARDWARE CONFIGURATION
A
UTO
-N
EGOTIATION
............................................................................................18
.
O
W
W
.C
WW .100Y
WW .100Y.C M.TW
WW
M.T
.TW................................................................................................................19
7.5.
LED AND PHY
ADDRESS
00CYONFIGURATION
O
1
W
M
.
O
W
C
W
W
.CO .TW
WW .100Y.
7.6.
SERIAL NETWORK
WW .100Y.C M.TW
WWINTERFACE
M.T
00Y....................................................................................................................................20
O
1
W
M
.
O
W
7.7.
POWER DOWN, LINK
DOWN, POWER
, AND ISOLATION
MODES ......................................................................20
W
.CO SAVING
WW .100Y.C M.TW
WW .100Y.C M.TW
WW.....................................................................................................................................................20
.TW
00Y
7.8.
MEDIA INTERFACE
O
1
W
M
.
O
W
O
W
WW .100Y.C M.T
7.8.1.
100Base-TX ..........................................................................................................................................................20
WW .100Y.C M.TW
WW .100Y.C M.TW
O
7.8.2.
100Base-FX FiberWMode
WW 00Y.CO
W Operation.....................................................................................................................21
WW 00Y.CO .TW
C
.
W
W
Y
W
0
W...................................................................................................................................................21
.1
7.8.3.
10Base-T TX/RX
W.1
M.T
.10
OM
W
O
W
W
C
.
W
C
W
Y
W
W .....................................................................................................................................22
W
7.9.
REPEATER MODE OW
PERATION
Y.
W
M.T
.100
M.T
.100
O
W
O
W......................................................................................................................................22
C
7.10.
RESET, AND TRANSMIT BW
IAS
.
W
W
Y
W
Y.C
W
W
M.T
.100
M.T
.100
O
W
O
W
C
.
iv
Track ID: JATR-1076-21 Rev. 1.24
W
Y.C
WW .100Y
WW PHYceiver
M.T
.100
W
O
W
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
Table of Contents
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W .......................................................................................22
7.11.
3.3V POWER SUPPLY AND VOLTAGE
CIRCUIT
W
Y.C
WCONVERSION
0
WW
0
T
.
1
M.T
.
M
O
7.12.
FAR END FAULT INDICATION
......................................................................................................................................22
W
O
C
W
.C
W
WW .100Y.
00Y
M.T
M.T
.1.......................................................................................................................................................23
O
W
8. CHARACTERISTICS
O
W
C
WW .100Y.
.TW
WW .100Y.C M.TW
M
O
W
8.1.
DC CHARACTERISTICS
...............................................................................................................................................23
O
W
Y.C ..................................................................................................................................23
WW .100Y.C M.TW
WW
.TW
8.1.1.
Maximum
00Ratings
.TW Absolute
1
M
.
M
W
WW 00Y.CO .TW
.CO .TW
W
Operating
Conditions
...........................................................................................................................................23
.CO 8.1.2.
Y
W
W
0
Y
W
0
0
T
.
0
W.1 Y.COM W
8.1.3.
Power Dissipation
OM
W.1................................................................................................................................................23
W
W.1 Y.COM
C
.
W
W
Y
W
.T
W
00
W Vcc ................................................................................................................................................23
8.1.4.
M.T
.100
W.1 Y.COM W
M.T Input Voltage:W
.100
O
W
O
W
W
C
.
C
...............................................................................................................................................24
W
Y
W
W
.T
WCHARACTERISTICS
00
Y. 8.2. .TAC
W
M.T
.100Timing............................................................................................................................24
W.1 Y.COM W
M MII Transmission
.100
O
8.2.1.
Cycle
W
O
W
W
C
.
W
W
Y
W
.T
WCycle
WW .100Y.C8.2.2.M.TW
.100
MII Reception
Timing
M.T
.100 .................................................................................................................................25
OM
W
O
W
C
.
O
W
W
C
W
.
Y
C
W
W Transmission
WWCycle.1Timing............................................................................................................................27
.TW
00Y
WW .100Y.8.2.3.
M.T
.100
.TSNI
M
O
W
M
O
W
C
8.2.4.
SNI
Reception
Cycle
Timing
.................................................................................................................................28
.
O
W
W
.C
WW .100Y
WW .100Y.C M.TW
WW .100Y8.2.5.
M.T
.TW
MDC/MDIO
Timing..............................................................................................................................................29
O
W
M
O
W
C
O
W
W
.C
WW .100Y.
WW ......................................................................................................................................30
.TW
00Y
0Y.C CRYSTAL
WW .18.3.
M.T
.TWCHARACTERISTICS
1
0
M
.
O
W
M
O
W
TRANSFORMER CHARACTERISTICS
............................................................................................................................30
O
W 8.4.
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
9. MECHANICAL
DIMENSIONS
.......................................................................................................................................31
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
W ............................................................................................................................32
O
WW 00Y.CO .TW
W
9.1.
M
ECHANICAL
DIMENSIONS N
.CO .TW
WOTES
C
.
Y
W
W
W
0
Y
W
0
0
W
T
0
.1
W.1 Y.COM W
M.INFORMATION......................................................................................................................................33
.1ORDERING
OM
W
O
W
W
C
10.
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
.T
00
W
WW .100Y.C M.TW
M.T
.100
W.1 Y.COM W
O
W
O
W
W
C
.
W
W
.T
WW .100Y
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
WW .100Y.
WWMII 0Interface..................................................................................................................................4
.TW
WW .100Y.C M.TW
0Y.C M.TW
W1.
Table
M
O
1
W
.
O
W (Serial
WW 0Only
.CO .TW Interface)
WW .100Y.C M.TW
TableW
2.WSNI
0Y.C ..............................................................................5
W10Mbps
.TW
1
00Y Network
M
.
1
M
.
WW 00Y.CO .TW
W Interface
WW 00Y.CO .TW
Table 3. W
Clock
.CO ..............................................................................................................................5
W
W
Y
W
0
W
T
W.1 Y.COM W
M. Network Interface............................................................................................6
.10
W.1 Y.COM W
Table 4. 10Mbps/100Mbps
O
W
W
W
C
.
W
W
.T
W
.T
.100
.TW
100
00Y
M
.
OM
1
W
Table 5.WDevice
Configuration
Interface
.....................................................................................................6
M
.
O
W
C
.
O
W
W
C
W
.
Y
W
C
.
Y
W
W Interface/PHY
W
.TW
TW
M.T
.100
.Address
Table 6. W
LED
Configuration..................................................................................7
100
00Y
M
.
O
1
W
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
Table 7. Power
.................................................................................................................7
0Y.C Pins
WW and
.TW
0Ground
1
M
.
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
Table 8. Reset
.CPins......................................................................................................................7
W
W
Y
W
0
WWand .Other
T
.
0
W.1 Y.COM W
W.1 Y.COM W
OM Control RegisterW
W
W0 1BasicY.Mode
Table 9. Register
.......................................................................................8
C
W
W
W
.T
W 1 Basic
M.T
.100
.TW Register..........................................................................................9
100
00 ModeMStatus
M
.
O
1
W
.
Table 10. Register
O
W
C
.
O
W
W
WW .100Y
W
Y.C
WW .100Y.C M.TW
WW2 PHY
M.T
.T
00Identifier
Table 11. Register
Register
1.............................................................................................9
O
1
W
M
.
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
Table 12. Register
3 PHY
2.............................................................................................9
0Y.C MRegister
WW
M
.TW
0Identifier
O
1
W
.
O
W
W
.C
.CO .T
WW .100Y.C M.TW
Table 13. Register
Advertisement
Register
(ANAR)..................................................10
W
WW
.TW
00Y
W4WAuto-Negotiation
1
00Y
M
.
1
M
.
WW 00Y.CO .TW
W
.CO(ANLPAR)
Table 14. Register 5 W
Auto-Negotiation
Partner Ability
....................................10
WW Register
W
.CO Link
Y
W
W
0
Y
W
T
.
0
0
W
T
.
.1
W.1 Y.COM W
MExpansion
.10
OM
W
Table 15. Register 6 Auto-Negotiation
Register
(ANER)
.........................................................11
O
W
W
C
.
W
C
W
.
Y
W
.T
W
00
W
.T
WW
00Y Register
.100
Table 16. Register 16
NWay
W.1 Y.COM W
M.T (NSR)....................................................................................12
.1Setup
OM
W
O
W
W
C
.
W
C
W
Y (LBREMR)
W
W
.T
00
Y.
WMask .Register
Table 17. Register 17WLoopback,
Error
..............................12
.TW
100
M.T
W.1 Y.COM W
MReceiver
.100 Bypass,
O
W
O
W
W
C
.
W
W
W
.T
W
Y.C (REC)............................................................................................13
WW .100Y
Table 18. Register 18 W
RX_ER
Counter
.100
M.T
OM
W
M.T
.100
O
W
C
.
O
W
W
C
Y
Table 19. Register 19 SNR
Register
..............................................................................................13
W
.C
W
WW .100Y.
WWDisplay
M.T
.100
.TW
00Y
M.T
O
W
O
W
C
.
Table 20. Register 25 Test W
Register.............................................................................................................13
W
W.1 Y.COM W
Y
W
WW .100Y.C M.TW
W ......................................................................................................................15
.100
.T
00
1
W
M
.
Table 21. Serial Management
O
W
O
W
WW
WW .100Y.C M.TW
0Y.C
WWType
.TW
0and
Table 22. Setting the Medium
Interface
Mode
to
MAC..............................................................16
1
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
v
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
List of Tables
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
Table 23. UTP Mode and MII Interface
W ......................................................................................................16
WW .100Y.C M.TW
T
.
O
W
OM
Table 24. UTP Mode and SNI
.CInterface......................................................................................................17
Y
WW .100Y.C M.TW
0
.TW
0
1
M
.
O
W
Table 25. Fiber Mode
Interface
.....................................................................................................17
O
Wand MII
W
Y.C
WW .100Y.C M.TW
WW .100Mode
T
.
Table 26. Auto-Negotiation
Pin
Settings
..........................................................................................18
O
W
OM
W
WW .100Y.C M.TW
W LED Definitions
0Y.C M.TW
WW .1..........................................................................................................................19
Table.T27.
0
OM 28. Power Saving
WW 00Y.CO .TW
.CO
WW
W
.CTable
Mode
Pin
Settings
................................................................................................20
Y
W
W
0
Y
W
T
.
0
0
T
.
0
W.1 Y.COM W
OM
W.1 Ratings........................................................................................................23
OM29. Absolute Maximum
W
W.1 Y.Table
C
.
W
C
W
Y
W
.T
00
W
.T
.TW
.100
W.1 Y.COM W
M30.
.100 Table
OM
Operating
Conditions...................................................................................................................23
W
O
W
W
C
.
W
C
W
Y
W
W
.T
W
00
Y.
W
M.T
.100
W.1 Y.COM W
M.TPower Dissipation........................................................................................................................23
.100 TableO31.
O
W
W
W
C
.
W
W
.T
W
Y.C 32. Input
WW .100Y
WW .100Table
.100
M.T
OM
W
M.T Voltage: Vcc.......................................................................................................................23
O
W
C
.
O
W
W
C
W
Y
W
MII
Transmission
.................................................................................................24
0Y.
WWCycle
.TW
0Y.C 33.M
WW .10Table
M.T
.100
.TW
10Timing
M
.
O
W
O
W
C
.
O
W Table 34. MII Reception Cycle
W
.C
WW .100Y
WW Timing.......................................................................................................25
.TW
00Y
WW .100Y.C M.TW
M.T
1
M
.
O
W
O
W
C
Transmission Cycle
Timing .................................................................................................27
W TableY35.
W
.COSNI.T
WW .100Y.
W
WW .100Y.C M.TW
WW Table
M.T
00 36. SNI
O
1
W
Reception
Cycle
Timing
......................................................................................................28
M
.
O
W
W
.CO .TW
WW .100Y.C M.TW
WW .100Y.C M.TW
WW Table
37. MDC/MDIO
Timing....................................................................................................................29
00Y
1
M
.
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
.CCrystal
W
W
Y
W
38.
Characteristics.................................................................................................................30
0
WW Table
T
.
0
W.1 Y.COM W
OM
W.1........................................................................................................30
OM
W
W.1 39.YTransformer
C
.
W
C
W
Table
Characteristics
.
Y
W
W
W
.T
W
M.T
.100
.TW
100
00
M
.
O
1
W
M
.
O
W
C
.
O
W 40. Ordering
Table
Information...................................................................................................................33
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W 1. Block
M
.1
.T
00
Figure
W.1 Y.COM W
OM .............................................................................................................................2
WW 00Y.CO .TW
W.1 Diagram
W
C
.
W
W
W
W
.T
00
.T
FigureW2. Pin.1Assignments...........................................................................................................................3
00Y
W.1 Y.COM W
W.1 Y.COM W
OM
W
W
W
C
.
W
W
W
Figure W
3. Read10Cycle
.T
0Y .................................................................................................................................15
M.T
.100
.TW
100
M
.
O
W
M
.
O
W
C
.
O
W
W Cycle
W
Y
.C................................................................................................................................15
Figure 4.WW
Write
W
WW .100Y.C M.TW
M.T
.100
.TW
00Y
O
1
W
M
.
O
W
C
O
Figure 5. LED
Configuration.......................................................................................19
W
WW .100Y.
WWand00PHY
Y.C Address
WW .100Y.C M.TW
M.T
.TW Timing-1.............................................................................................24
O
W
M
.1
Figure 6. WMII W
Transmission
Cycle
O
W
.CO .TW
WW .100Y.C M.TW
W
WW .100Y.C M.TW
00Y
Figure 7. W
MII Transmission
Cycle
Timing-2.............................................................................................25
1
M
.
WW 00Y.CO .TW
W
WW 00Y.CO .TW
CO Timing-1
.Cycle
W
W
Y
W
Figure 8. MII
..................................................................................................26
0
WWReception
T
W.1 Y.COM W
M.
.10
W.1 Y.COM W
O
W
W
W
C
.
W
W
Figure 9. MII
Timing-2
W
.T
WReception
M.T
.100
.TW ..................................................................................................26
100
00YCycle M
M
.
O
1
W
.
O
W
C
.
O
W
W
Figure 10. SNI Transmission
Cycle
Timing-1 ............................................................................................27
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
Figure 11. SNI Transmission
Cycle
O Timing-2 ............................................................................................27
W
WW .100Y.
.TW
WW .100Y.C M.TW
0Y.C Timing-1..................................................................................................28
WW .10Cycle
M
.TW
O
Figure 12. SNI Reception
W
M
O
W
W
.CO .TW
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .1Cycle
Figure 13. SNI Reception
00Y Timing-2..................................................................................................28
M
WW 00Y.CO .TW
W
WW 00Y.CO .TW
CO
...................................................................................................................29
W
W
Y
Figure 14. MDC/MDIO
W
0
WW Timing
T
W.1 Y.COM W
M.
.10
OM
W.1Collision
O
W
W
C
.
W
C
Figure 15. MDC/MDIO
MAC
to
PHY
Transmission
Without
...................................................29
W
.
W
.T
00
0Y
W
.T
WW .100Y
.TW
.10...............................................................30
W.1 Y.COM W
M
OM
W
O
Figure 16. MDC/MDIOWPHY
Reception
Without
Error
W
W to MAC
C
.
W
C
W
Y
W
.T
W
00
Y.
W
W
M.T
.100
W.1 Y.COM W
M.T
.100
O
W
O
W
W
C
.
W
W
.T
WW .100Y
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
Y
W
W
WW .100Y.
WW .100Y.C M.TW
M.T
.100
M.T
O
W
O
W
C
.
O
W
W
Y
W
WW .100Y.C M.TW
WW .100Y.C M.TW
.100
W
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
vi
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
List of Figures
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W
WW .100Y.C M.TW
T
.
M
O
W
.CO .TW
Y
WW .100Y.C M.TW
0
0
1
M
.
O (Media Independent Interface)/SNI
W with an MII
O
The RTL8201CL isWaWsingle-chip/single-port
W PHYceiver
Y.C
WW .100Y.C M.TW
0
W
T
.
0
1
(Serial Network Interface).
all 10/100M
functions including the
O
OM
W. ItYimplements
CPhysical-layer
WWEthernet
W
W MediumWAttachment
0Y.(PMA),
TTwisted
.
WCoding Sublayer
0
0 .C Physical
WW .1(PCS),
T
.
1
0
T
Physical
Pair Physical Medium
M
.
.
W
M
OM
W
.CO .TW
O
W
C
.
Y
W
C
W
.
0
Y
W
10Base-Tx
Encoder/Decoder,
0 and Twisted-Pair Media Access Unit
W (TP-PMD),
.T
00
.TW Sublayer
00Y Dependent
W.1 Y.COM W
W.1 Y.COM W
OM
W
W.1 Y.(TPMAU).
W
C
W
.T
W
00
W
.T
.100
W.1 Y.COM W
M.T(Pseudo Emitter
.100 A PECL
OM interface is supported
W
O
W
W
C
.
W
Coupled
Logic)
to
connect
with
C
.
W
W
.T an external 100Base-FX
W
.TW
100
00Y
M
.
.TW
1
00Y
M
.
O
1
W
M
.
O
W chipY.utilizes
fiber
an advancedWCMOS
process
Ooptical transceiver.WThe
W
W
C
Y.C to .meet
TW low voltage and low
Y.C
W
TW
100
00 DSPM.(Digital
WW .100power
M
.
.TW
1
.
O
requirements.
With
on-chip
Signal
Processing)
technology,
W
M
O
W
W
W the chip provides
Y.C
WW 00Y.CO .TW
0
W
T
.
W
0
W
1
0Y.C M
WW .10excellent
T
M
.
.
performance
under all
conditions.
1
M
.operating
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
.T
The
can be usedWfor
00 RTL8201CL
M such as thoseWfor
.1 applications
OMInterface Adapter, MAU
W.1a Network
W.1 Y.COM W
W Communication
.CO .and
Y.C (Advanced
W(Communication
W
0
Y
W
W
0
0
W
T
(Media
Access
Unit),
CNR
Network
Riser),
ACR
W
M.T
.1
.T
10
00
M
.
O
1
W
M
.
O
W
W be used
W
.C
Y.C
an
hub, andW
anWEthernet
In
addition, itWcan
embedded
system with
.COEthernet
.TW
.TW
100 in any
00Yswitch.
WW Riser),
M
.
.TW
1
00Y
M
.
O
1
W
M
.
O
W
C
.
O
W
W
an
Ethernet
MAC
that
needs
a
UTP
physical
connection
or
Fiber
PECL
interface
to
an external
C
W
.TW
W
00Y
Y.C
WW .100Y.
TW
.
1
0
WW 100Base-FX
T
M
.
.
0
M
O
1
W
M
transceiver module.
O
W
Ooptical
W.
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
.T
1 SNI interface
00
W Realtek
The
MII
to the MAC
M
.T is a FastWEthernet
W.or
.100 RTL8201CL
OM with selectable W
W.1 PHYceiver
.CO .TW
OM
W
C
.
Y
W
C
W
.
0
Y
W
W
W features:
chip.
0
Y the following
W
.T
00
W It provides
W.1 Y.COM W
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
.T
W
W
.T
WW .100Y
mode
.100
.100
OM
W
M.T with the RTL8201BL
OM Supports repeater
Pin-to-pin
compatible
W
C
.
O
W
W
C
.
Y
W
C
W
.TW
W
TW
100
00Y M.Adaptive
WW .100Y.
M
.
.TW
1
.
Equalization
O
W
M
O
W
W MII andO7-wire SNI (Serial Network
Supports
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
Interface)
O Network status LEDs
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W operation
10/100Mbps
control
support
.COFlow
WW 00Y
C
W
.
W
W
W
Y
W
T
.
W
M
.1
W.1 Y.COM W
M.T
.100
O
W
O
W
W
C
.
W
C
as0clock
source
Full/half
operation
Wcrystal/oscillator
0
Y 25MHz
W
.T
W
Y.
W
WWduplex
M.T
.100
W.1 Y.COM W
M.T
.100
O
W
O
W
W
C
.
W
W
.T
W
0Y IEEE
Y.Cmode output
W
Twisted
pair or1fiber
compliant
.TW
WW
.100
M802.3/802.3u
.10
OM
W
M.T
. 00
O
W
C
.
O
W
W
C
.
W
W
00Y1.8V M.TW
WW .1
00YSupports
WW .100Y.C M.TW
.128;
Auto-Negotiation
M.TIEEE 802.3u clause
O
W
O
W
O
W
W
C
W
.
Y.C
W
W
.C
0
Y
W
W
W
0
operation
with
3.3V
IO
signal
tolerance
0
Y
W
T
.
1
0
0
W
T
M.T
.
.
1
M
.
Supports powerWdown
O
W
M
.10 mode
O
W
C
.
O
W
W
Y
Y.C dual .power
W1.8V
WW .100Low
TW supply,
WW .100Y.C M.TW
and
M.T
.1003.3V;O1.8V
M
W
O
Supports operation
under
Link
Down
Power
W
C
O
W
.C
Y.
Wan internal
WW
.TW
generated
regulator
WW .10is0Y
.Tby
100
WW .100Y.C M.TW
M
.
M
Saving mode
O
W
O
W
.C
O
W
W
.C
WW .0.18m
.TWprocess W W.100Y OM.TW
00Y CMOS
WW .100Y.C M.TW
1
M
O
Supports Base LineWWander.C(BLW)
W
O
Y.C
WW .100Y.C M.TW
W
WW
.TW
M
.100 LQFP
compensationW W.100Y OM.TW
W48-pin
package
WW 00Y.CO .TW
.CO .TW
W
C
.
Y
W
W
W
0
Y
W
W
M
.1
.T
00
M
.10
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .T
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
W
.T
WW .100Y
.100
.TW
100
M
.
W
M
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
1
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
1.
2.
General Description
Features
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W
WW .100Y.C M.TW
T
.
M
O
W
.CO .TW
Y
WW .100Y.C M.TW
0
0
1
M
.
O
W
O
W
W
WW .100Y.C M.TW
WW .100Y.C 100M
T
.
O
W
OM
W
WW .100Y.C M.TW
W
WW .100Y.C M.TW
T
.
O
M
Data
RXD
WW 00Y.CDescrambler
WW 00Y.CO 5B
W4B
.CO .TW
W
.TW
Y
W
T
.
Decoder
Alignment
1
0
M
.
RXC
25M
1
0
M
.
O
1
OM MII
WW 00Y.C
W.
W
WW 00Y.CO .TW
C
.
W
T
.
W
Y
W
.T
M
.1
OM
W.1
MInterface
.100
10/100
WW 00Y.CO .TW
WW .100Y.C M.TW
WW 00Y.CO .TW
Whalf/full
O
W
W.1 Y.COM W
W.1 Y.COM W
W
WW .100Y.C M.TW
W
0
W
T
Switch
.
0
0
W
T
.
0
.1
TXD
4B
OM5B
OM
WW 00Y.CO .TW
W.1
Scrambler
WW 00Y.CEncoder
Logic
W
W
W
SNI
W
T
TXC
25M
.
1
WW .100Y.C M
T
.
OM
W.
W.1 Y.COM W
C
.
O
W
W
W
Y
Interface
W
C
.
0
W
.T
W
0
W
.T
WW .100Y
.100
W.1 Y.COM W
M.T
OM
W
O
W
W
C
.
W
C
Y
W
.T
W
W
.TW
WW .100Y.
.100
M
.100
OM
M.T
O
10/100M Auto-negotiation WW
W
C
.
O
W
C
.
Y
W
W Logic W
.TW
00
W
Control
.T
1Link
00Y
WW .100Y.C M.TW
M
.
1
M
.
O
pulse
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
W
O
WW 00Y.CO .TW
W
.CO .TW
W10M
C
.
Y
W
W
W
0
Y
W
0
0
W
.1
W.1 Y.COM W
M.T
.10
OM
W
O
W
W
C
TXC10
.
W
C
W waveform
.T
W
00
W
Manchester
10M Output
00Y codedM.TW
WW .100Y.
TXD10
.1waveform
W.1 Y.COM W
M.T
O
W
O
shaping
W
W
C
.
W
W
Y
W
.T
00
W
WW .100Y.C M.TW
M.T
.100
W.1 Y.COM W
O
W
O
W
W
C
.
W
W
.T
WW .100Y
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
RXC10
W
W
C
W
W
0Y
Y.
.TW Receive lowW
WW .100Y.C M.TW RXD10 W Data Recovery
pass filter .10
M.T
100
M
.
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
WW 00Y.CO .TW
WW 00Y.CO .TW
W
WW 00Y.CO .TW
W
W
TXC 25M .1
3 Level
Parrallel
W.1 Y.COMTXO+
M
W.1TD+ Y.COM W
O
W
W
W
C
.
W
W
.TW.T Driver
WTXD
MTXO
.100
.TW to SerialW W.100
00Y
M
O
1
W
M
.
O
C
O
W
W
W
Y.C
WW .100Y.
WVariable
.TW
Current
WW .100Y.C M.TW
M.T
100
M
.
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
Baseline WW
O
W
Peak
W
Y.C
WW .100Y.C M.TW
0
W
T
.
0
wander
WW .100Y.C M.TW
.1
O
W
OM Detect
O
W
Correction WW
W
Y.C
WW .100Y.C M.TW
0
W
T
.
0
WW .100Y.C M.TW
M
.1
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
RXIN+
M
.1
3 Level
00
M
.1
Adaptive
M.T
.CO .TW
WW 00YRXINW.1 Y.COtoMLT-3
WW 00Y.COEqualizer
Comparator
W
NRZI W
W
W
W
T
.
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
.T
00
W.1 Y.COM W
OM
W.1 Y.CMaster
OM ck
W
W.1 Serial
RXC 25M
W
to
C
W
.
Slave
W
W
.T
W
TW PLL W
M.T
.100
.data
100
00Y
M
.
Parrallel
O
1
PPL
W
M
.
RXD
O
W
C
.
O
W
W
Y.C
WW .100Y
Control
WW
.TW
WW .100Y.C M.TW
M.T
100
M
.
O
W
Voltage
O
W
C
O
W
W
WW .100Y.
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
O
W
Y.C
WW .100Y.C M.TW
WW .10025M
.TW
WW .100Y.C M.TW
M
O
WW 00Y.CO .T
W
WW 00Y.CO .TW
1. Block Diagram
W
W
W
WW .100Y.C Figure
T
W.1 Y.COM
M.
W.1 Y.COM W
O
W
W
W
C
.
W
W
.T
WW .100Y
.100
.TW
100
M
.
W
M
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
2
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
3.
Block Diagram
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W
WW .100Y.C M.TW
T
.
M
O
W
.CO .TW
Y
WW .100Y.C M.TW
0
0
1
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
W
WW .100Y.C M.TW
T
.
O
W
M
WW 00Y.CO .TW
.CO .TW
WW .100Y.C M.TW
Y
W
0
0
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
OM
W.1
M.T
.100
OM
W.1
WW .100Y.C M.TW
WW 00Y.CO .TW
WW .100Y.C M.TW
24. RXER
O
W
O
W
OM
W.1
WW .100Y.C M.TW
W
/FXEN
WW .100Y.C M.TW
WW .100Y.C37. ANE
T
.
O
W
M
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
38.
DUPLEX
23. CRS
.
O
W
WW .100Y
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
Y.CSPEED .TW
WW .100Y.C M.TW
WW .10039.
22. RXDV
O
W
OM
WW 00Y.CO .TW
W
C
.
W
C
W
.
Y
W
W
W
0
Y
W
.T
0
W
.T
00
W.1 Y.COM W
W.1 Y.COM W
OM
RPTR
W
W.1 40. Y
W
C
.
21. RXD0
W
W
W
W
W
M.T
.100
M.T
.100
O
W
M.T
.100
O
W
C
.
O
W
W
W
Y
W
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T 20. RXD1
.100
O
W
O
41.
LDPS
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
W
W
.CO .TW
WW .100Y.
.TW
WW .100Y.C M.TRTL8201CL
WW 42..RESETB
19. RXD2
M
00Y
O
1
W
M
O
W
.C
O
W
W
C
W
.
Y
W
C
W
.
0
Y
W
T
W
.
W
.T
10
00
W
M
.
.TW
1
00Y
M
.
O
1
W
M
.
O
LLLLLLLWW
W
.C
O
43.W
ISOLATE
18.W
RXD3
W
00Y
Y.C
WW .100Y.C M.TW
1
0
WW
T
M.T
.
.
0
O
1
W
M
.
O
W
C
.
O
W
.C
WW .100Y
WMII/SNIB
.TW
WW .100Y.C TXXXX
.TW TAIWAN
W44.
M17.
.TW
00Y
M
O
1
W
M
.
DGND
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
WW .100Y.C 16.MRXC
WW 00Y.CO .TW
.TW
WW .100Y.C M.TW
45.
WDGND
O
1
W
M
.
O
W
O
W
WW .100Y.C 15. M
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
LED4/
O
W
O
W
C
.
O
W
46. X1 WW
W
Y
PHYAD4
.C
W
WW .100Y.C M.TW
W
M.T
.100
.TW
00Y
O
1
W
M
.
O
W
C
W
WW .100Y.
WW 00Y.CO .TW
WW .100Y.C M.TW
M.T
14.
DVDD33
47. X2W
O
1
W
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
W
13. LED3/
O
W
CO
O
W
WW .100Y.PHYAD3
.TW
48. DVDD33
WW .100Y.C M.TW
WW .100Y.C M.TW
OM
W
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T 2. Pin Assignments
00
M
.1
Figure
WW 00Y.CO .TW
W.1 Y.COM
WW 00Y.CO .TW
W
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
.T
W.1 Y.COM
.100
W.1 Y.COM W
OM
W
W
W
C
.
W
W
WIdentification
4.1. Lead (Pb)-Free
Package
Y
W
W
M.T
.100
M.T
.100
O
W
M.T
.100
O
W
C
.
O
W
W
C
Y
W
W
W
0Y.in
Y.C
Wmarked
Lead (Pb)-free package isWindicated
an L .in
the location
Figure
2.
.TW
TW
.100
10T
00by
M
.
1
W
M
.
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
3
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
36. AVDD33
35. AGND
34. TPTX+
33. TPTX-
32. PWFBOUT
31. TPRX+
30. TPRX-
29. AGND
28. RTSET
27. NC
26. MDIO
25. MDC
2. TXEN
3. TXD3
4. TXD2
5. TXD1
6. TXD0
7. TXC
8. PWFBIN
9. LED0/
PHYAD0
10. LED1/
PHYAD1
11. DGND
12. LED2/
PHYAD2
Pin Assignments
1. COL
4.
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W
WW .100Y.C M.TW
T
.
M
O
W
.CO .TW
Y
WW .100Y.C M.TW
0
0
1
M
.
O
W
O
W Power
LI: Latched Input
during
I: Input
W
0Y.C M.TW
Y.C up or.TReset
WW O: .Output
0
0
WW
1
0
1
M
.
O
W
O
Y.C
WWand00output
IO: Bi-directional
Y.C
WWP: Power
.TW
Winput
.TW
100
M
.
.TW
1
M
.
O
W
M
O
W
O
WW .100Y.C M.TW
W
Y.C
WW .100Y.C M.TW
0
T
.
0
1
OM
WW 00Y.CO .TW
W.
WW 00Y.CO .TW
C
.
W
W
Y
W
M
.1
M
.1
M.T
.100 5.1.
WW 00Y.CO .TW
Interface
WW 00Y.CO .TW
.CO .MII
W
W W 00Y
W
W
T
M
.1
W.1 Y.COMTable
WW 00Y.CO .TW
W.1 Y.COM W
W
W
1.
MII
Interface
W
W
W
.T
00
W
.T
00
W.1 Y.COM W
OM
W.1 Y
OM
Type
Pin
No.
Description
W
W.1 Y.Name
C
.
W
C
W
W
W
W
.T
W
M.T
.100
100 Transmit
00 TXC M.TWO
M
.
O
1
7
Clock.
W
.
O
W
C
.
O
W
W
Y
Y.Cpin provides
WW
WW .100This
clock .as
.TW a continuous
10a0timingOreference
WW .100Y.C M.TW
M.T for TXD[3:0] and
M
W
O
W
C
O
W
W
.C
WW .100Y.
Y.C
WW .1TXEN.
.TW
00Y
WW .100TXEN
M.T
.TIW
M
O
W
M
2
Transmit
Enable.
O
W
.C
O
W
.C
W
WW of.1valid
.TW
00Y nibbleM
WW .The
.Tindicates
00Y
input signal
the presence
data
on TXD[3:0]. An
WW .100Y.C M.TW
1
M
O
W
O pull low resistor prevents
W internal
.C
O
W
W
C
W
.
Y
W
C
weak
the
bus
floating.
W
.
0
Y
W
T
W
.
W
Y
W
W
M
.10
M.T
.100 Data.
O
W
MI.T
.100
O
TXD[3:0]
3,
4,
5,
6
Transmit
W
C
.
O
W
W
.C
0Y TXCM
W
.TWTXEN is
WW The.1MAC
.TWTXD[0..3] synchronous
00Y will source
WW .100Y.C M.TW
.10with
when
M
O
W
O
W
C
.
O
W prevents
W
.Cinternal.Tweak
Y
W pull highWresistor
An
TW
WWasserted.
00Y
WW .100Y.C M.TW
M.floating.
.100 theObus
1
M
.
W
O
W
C
RXC
O
16
Receive Clock.
O
W
WW .100Y.
TW
.RXD[0..3]
0Y.C aM
WWThis pin
.TW
0provides
WW .100Y.C M.TW
M
1
continuous
clock
reference
for
RXDV
and
.
O
W
O
O
W
.C
Y.C
WW RXC
WWand 2.5Mhz
.TW
mode.
Wsignals.
.TinW100Mbps mode
100 in 10Mbps
00Yis 25MHz
WW .100Y.C M.TW
M
.
1
M
.
O
W
O
W
C
.
O
W
W
COL
LI/O
1
Collision
Detect.
C
W
Y
W
Y.
W
W
TW
WW .100Y.C M.TW
M.T
.100
100 high when
M
.
COL isW
asserted
a. collision is detected on the
media.
O
W
O
C
.
O
W
W
Y at which
W status is latched
Y.C this.Tpin
WW to determine
WW power
During
WW .100Y.C M.TW
M.T LED
.100
100on reset,
M
.
O
W
O
W
C
O
W
modeW
.C
WW .100Y.
.TW
W to operate:
.TW
00Y
WW .100Y.C M.TW
M
1
M
.
O
0:
CL
LED
mode
W
O
O
W
.C
WWmode
WW .100Y.C M.TW
WLED
1: BL
.TW
00Y
WW .100Y.C M.TW
1
M
.
W
W
.CO It is .possible
O
W
W
.CO
An internal
resistorTsets
Wthis to the default
0Ymode.
WW CL.LED
0
0Ylow
WW weak.1pull
.
1
0
WW .100Y.C M.TW
MT
M
O
W
to
use
an
external
5.1K
pull
high
resistor
to
enable
BL
LED
mode.
O
W
C
.
O
W
W
W
.C
Y
W
.C 23 .TW CarrierW
W
.TW
CRSWW LI/O
Sense. .100Y
M.T
.100
00Y
M
O
1
W
M
.
O
W
C
O
W
C if theT
W
W is asserted
pinsW
signal
state. 00Y.
W is not in Idle
WW
0Y.high
. media
WW .100Y.C M.TW This
M.T
.1 An external
10low
M
.
O
W
An
internal
weak
pull
resistor
sets
this
to
normal
operation
mode.
O
W
O
W
Y.C
W
WW at normal
.TW
0Y.Cbe reserved
.TWto ensure operating
100 mode.
0could
WW .100Y.C M.TW 5.1K pullWlow resistor
M
.
1
M
.
O
W
WW 00Y.CO .TW
.C22O .TWReceive Data
RXDV WW
OW
WW .100Y.C M.TW
WValid.
1
00Y
M
.
O
1
M
.
O
This pins signalWisW
asserted high
received
data is present
O
WW on0the
W
Y.C
W
0
Y.C when.T
W
TW
W
0
W
1
0
WW .100Y.C M.TRXD[3:0]
M
. The signal
lines. TheW
signal
at the end of the packet.
is .
1 is de-asserted
M
.
O
W
O
C
.
O
W
W
.C
WW .100Y
valid
W on the rising
0YRXC.
WWedge .of10the
.TW
WW .100Y.C M.T
M.T
M
O
W
O
W
C
O Receive Data.
RXD[3:0]
O WW18, 19, 20,
.C
.C21
WW .100Y.
.TW
WW
.TW
00Y dataM
W
M
.TW are the four
1
00Y
.
These
parallel
receive
lines
aligned
on
the
nibble
boundaries
O
1
W
M
.
O
W
O
W
W
.C
Y.C
WWphysical
driven
WWto the.1RXC
.TWby the external
100unit OM.T
00Y for reception
WW .100Y.C M
.
.TWsynchronously
M
W
O
W
O (PHY).
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .T
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
W
.T
WW .100Y
.100
.TW
100
M
.
W
M
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
4
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
5.
Pin Descriptions
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
Name
Type
Pin No.
Description
W
WW .100Y.C M.TW
T
.
O
RXER/
O/LI
24.COM Receive Error. WW
W
Y.C
00such
0
.IfTaW5B decode W
1
0 Y
M.T /J/K/, invalid /T/R/, or invalid
.
FXEN
error
occurs,
as
invalid
1
M
.
O
W
O
W
C
Y.
WWgo high.
.TW
WW .100Y.C Msymbol,
.TW this pin will
100
M
.
O
W
O
W
Fiber/UTP
Enable. W
Y.C
W
.TWto determine the media mode to
WW .100Y.C During
.TWpower on reset,
100status isOlatched
M
.
.TW
this
pin
M
W
M
O
W
O
WW .100Y.C M.TW
in.
W
Y.C
WW .100Y.C operate
TW
.
0
T
.
0
M
1
OM
1: Fiber mode
WW 00Y.CO .TW
W.
WW 00Y.CO
C
W
.
W
W
Y
W
T
.
M
.1
M mode
0:OUTP
M.T
.100
W.1
.CO .TW
WW sets0this
Y
W
0
W
WW 00Y.CO .TW
weak
pull
low
resistor
to
the
default of UTP mode. It is possible
WW .100Y.CAn internal
T
.1
M.
OM fiber mode.
Wresistor
M
.1
O
W
C
.
O
W
W
C
to
use
an
external
5.1K
pull
high
to
enable
.
W
.TW
00Y
WW .100YAfter power
.TW
1the
WW .100Y.C M.TW
M
.
M
on,
the
pin
operates
as
Receive
Error
pin.
O
W
W
W
W
W
.CO .TW
Y.C
W
CO
0
Y
W
T
.
W
0
0
W
I
25
Management
Data
Clock.
1
0
WW .100Y.MDC
T
M
.
.
1
M
.
O
W
M
O
W
C
.
O
W
a clock synchronous
which
may be asynchronous
Y
Y.Cpin provides
WW .1to
.TW
00MDIO,
WW .100This
.TW
WW .100Y.C M.TW
M
M
O
W
to
the
transmit
TXC
and
receive
RXC
clocks.
The
clock
rate can be up to
O
W
C
.
O
W
W
.C
W weak pull
0Yprevents
Whigh
TW
.
0
WW .12.5MHz.
T
.
An
internal
resistor
the
bus floating.
1
00Y
WW .100Y.C M.TW
M
.
OMData Input/Output. WW
W Management
.CO .TW
O IO
W MDIO
C
.
Y
W
C
26
W
.
0
Y
W
W
W
0
0
Y
W
.T
W
.T
10 pin provides
00
OM management
W.1usedYto.Ctransfer
signal
OM the bi-directionalW
W.This
W.1 Y.COM W
C
W
.
W
W
0
Y
W
W
W
W
information.
M.T
.10
M.T
.100
O
W
M.T
.100
O
W
C
.
O
W
W
W
Y
W
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
.100
O
W
O
W
C
.
W
WW .100Y
WW 00Y.CO .TW
WW .100Y.C M.TW
W5.2.
M.T
O
1
SNI
(Serial
Network
Interface)
10Mbps
Only
W
M
.
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
Table 2. SNI
Network
Interface) 10Mbps
Only
W
.C
WW(Serial
.CO
WW .100Y.C M.TW
W
.TW
00Y
WW Name
1
00Y TypeM.TW
Pin No.
Description
M
.
O
1
W
.
O
W
O
W
W
Y.C
WW .100Y.C M.TW
0
WW Detect.
T
Collision
.
0
WWCOL.100Y.CO M.TW1
M
.1
WW 00Y.CO .TW
W
.CO .TW
RXD0
OO
21
Received
Data.
WWSerial
C
.
Y
W
W
W
0
Y
W
W CRS .100 O M.T 23
M
.1
M
.10
Carrier Sense.
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
WRXC .100 O
M
.1
Receive Clock.
.T16
OM
W.1received
OM
WW 00Y.CO .TW
W
C
.
W
C
W
.
Resolved
from
data.
Y
W
W
W
W
.T
00
W
.T
00Y
W.1 Y.COM W
W.1Data. Y.COM W
TXD0 W.1 I .COM 6
Transmit Serial
W
W
W
W
W Transmit
WClock. .100
.T
W
M.T
.100
0O0Y
TXC
7.T
M
O
1
W
M
.
O
W
C
.
O
W
W
W
Y
WPHY. 00Y.C
W
Wby
.TW
WW .100Y.C M.TW Generated
M.T
.100
1
M
.
O
W
O
W
C
TXEN WW I
W
.C
W
.CO 2 .TWTransmit Enable.
WW .100Y.
W
.TW
00Y operation.
W
M.T
1transmit
00Y
M
.
For
MAC
to
indicate
O
1
W
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
5.3. Clock
O
WInterface
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
Table 3. Clock
.CO .TW
WW Interface
C
.
Y
W
W
W
0
Y
W
0 No. MDescription
WType .10Pin
M
.1
.T
M
.10
Name
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
WO
.T Crystal Output. W.1
X2
25MHz
0047
W.1 Y.COM W
OM
Wwhen
W.1 Y.COM
C
.
W
W
Y
W
W
This
pin
provides
the
25MHz
crystal
output.
It
must
be
left
open
.T
W
00
W
W
.1an
.100X1. OM.T
OM
W
M.T 25MHz oscillator
.100
W
C
external
drives
.
O
W
W
C
W
Y
.C
W
W
WW .100Y.
.TW
M.T
.100
.TW
00Y 25MHz
M
X1
IW
46
Crystal Input.
O
1
W
M
.
O
W
C
.
O
Wused, connect
W
W
Y
Y.C
Wis
W
pin
the 25MHz
a 25MHz
WW crystal
.TW oscillator
WW .100Y.CThisM
M.T
.100
.Tprovides
100 input.OIfM
.
O
W
W
C
Wfor clock
W
X1Oto the oscillators output
Crystal
pageW30,
W
Y.
Y.C Characteristics,
WW(see 8.3
.TW
WW .100Y.C
M.T
.100
.TW
100
M
.
source
specifications.
O
W
M
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.T
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
0
W
.1
W.1
M.T
.10
OM
W
O
W
W
C
.
W
C
W
Y
W
W
W
WW .100Y.
M.T
.100
M.T
O
W
O
W
C
.
W
W
Y
W
WW .100Y.C M.TW
M.T
.100
O
W
O
W
C
.
5
W
Y.C
WW .100Y
WW PHYceiver
M.T
.100
W
O
W
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
WW 00Y.CO .TW
W
W
T
.
5.4. 10Mbps/100Mbps
W.1 Y.COM W
OM NetworkWInterface
C
.
W
.TW
100
00Y Table
M.T
Interface
O
W.Network
OM 4. 10Mbps/100Mbps
W.1 Y.C
C
.
W
Y
W
W
.TW
W
Name
Type
Pin
Description
.TW
100
00No.
M
.
1
M
.
O
W
O
W
.C
W
.C
TPTX+
O
WW .134
.TWOutput. W W.100Y OM.TW
00Y Transmit
TW
.TPTXM
M
O WW 33
Differential transmit output
pair shared
100Base-FX and
O
O
Y.Cby 100Base-TX,
WW
.TW output is an MLT-3 encoded
W
00as
0Y.C 10Base-T
Y.C
W
TWmodes. When
.
1
0
0
T
configured
100Base-TX,
M
.
.
1
0
M
.
O
1
W
O
W
.C the.T
OM
W.
W
When configured
WW as 100Base-FX,
W
00Y
Y.C
WW .100Y.Cwaveform.
TW
.
1
0
T
M output is pseudo-ECL level.
.
.
0
M
O
1
W
M
.
O
W
C
RTSET
I
28
Transmit
Bias
Resistor
Connection.
W
.C
Y.
TW to define driving
WW 00Y.CO .TW
.resistor
WW .100YThis
.TW be pulledWto GND
10a0 2K (1%)
M
.
pin
should
by
M
O
1
W
M
.
O
W
O
W
.C for .the
Y.C
WW
current
The resistance
may
.TWbe changed, depending
WW .100Y
TWtransmit DAC.
100 value
WW .100Y.C M.TW
M
.
M
O
W
O
W
onYexperimental
results of the
.C
O
W
W
W
WRTL8201CL.
W I
00Y
0 .C Input.
WW
TW
.
1
0
WW .100Y.C
T
M.T
.
.
1
TPRX+
31
Receive
M
.
O
W
M
O
W
C
.
O
W
W
.C
.C
.TW
receive
shared by.1100Base-TX,
and
00Y
W30W .1Differential
.TW input pairW
00Y
WW .100YTPRXM100Base-FX,
.TW I
M
O
W
M
O
W
C
.
O
W
W
10Base-T
modes.
C
W
.
Y
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
.T
W
Y.C
W
WW 5.5.
.100
M.T
.100
Interface
OM
W
M.T Configuration
.100 Device
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
MConfiguration
O
W
Table
5.
Device
Interface
O
W
C
.
O
W
W
W
Y
W
.C
Y.C
W
.TW
WW .1Name
M.T
.100
.TW Pin No.W Description
100
00Y
Type
M
.
O
W
M
O
W
C
.
W
W
W
.CO I .TW 43 WW
0Y also isolate
Y.C the RTL8201CL
WMAC.
Set high
This
.TW from the
00isolate
WW ISOLATE
M.Tthe MDC/MDIO
.10will
1to
00Y
M
.
O
1
W
M
.
O
W
C
O
W
interface.
mode, the power
consumption
W pin can be
.C In this
Yis. minimum..TThis
W
WW
Wmanagement
.TorW
100
00Y to GND
WW .100Y.C M.TW
M
.
1
M
.
O
directly
connected
VCC.
W
O
C
W
.C
WW
.CO
0Y.pin
WWmode.
TW
0Ythe
W
.TW into repeater
Set high .to10put
RTL8201CL
can
be.directly
10This
WW RPTR
M
.
00Y I M.TW 40
M
O
1
W
.
O
W
O
W
connected
WW .100Y.C M.TW
W
0Y.orCVCC.M.TW
Y.C
WW to.1GND
0
0
WW
T
.
0
O
1
SPEED
LIOM
39
This pin
is latched .to
input during a power on W
or W
reset condition.
to put
W.
CO
Y.C Set .high
WW
C
W
.
0
Y
W
TWto GND
W
W
0
0
Y
W
T
.
1
0
0
W
T
the
RTL8201CL
into
100Mbps
operation.
This
pin
can
be
directly
connected
M
.
.
1
0
M
.
O
W
O
W
OM
W.1
or VCC.
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
Wcondition.
O during a power on or reset
DUPLEX
LI O
38
This pinW
is W
latched to input
W
Y.CSet high.TtoW
W
0VCC.
Y.Cpin can
WW
0
0
T
.
1
0
WW .100Y.C M.TW
.
enableWfull duplex.
This
be
directly
connected
to
GND
or
OM
W.1 Y.COM W
.C
WW
W LIY.CO 37 W This pin isWlatched
Y
0
W
TW
W
ANE
to
input
during
a
power
on
or
reset
condition.
Set
high
W
.T
W
M.to
.10
.T
100
00
M
.
O
1
W
M
.
O
W
C
.
enable
Auto-negotiation
mode,
set
low
to
force
mode.
This
pin
can
be
directly
O
W
W
W
.C
Y
W
W
.TW
00Y
WW .100Y.C M.TW connectedW
M.T
.100
to GND
or.1VCC.
M
O
W
O
W
C
O
W
W
Y. connected
W
W mode. This
Y.C into.TLDPS
WW
LDPS
pin can.1be00
directly
WW .I100Y.C 41M.TWSet high toWput the RTL8201CL
M.T
100
M
.
O
W
O
W
C
O
W
to GND or VCC.W
See 7.7 Power
Link Down, Power
and
Y.Isolation
WWSaving,
.TW
0Y.CDown,
W
.TW
100
0information.
WW .100Y.C M.TW
M
.
1
M
.
Modes,
page
20,
for
more
O
W
O
W
.C
O
W
W
Y.C a power
.TW
W pin is latched
00Yhigh to M
WW to input
MII/SNIBWWLI/O 00Y.C
44
condition..1Pull
.TWon or reset W
00during
.TThis
1
M
.
O set
1
W
M
.
O
W
C
.
O
W
W
C
the
Set low for SNI
pin can be .TW
W MII mode
W mode..1This
WRTL8201CL
00Y
0Y. operation.
Winto
.TW
WW .100Y.C M.T
10VCC.
M
.
OM
W
directly
connected
to
GND
or
O
W
O
W
W
W
.C
Y.C
W
C
W
.
0
Y
W
W
W
0
0
Y
W
T
.
W
M.T
.1
.T
10
00
M
.
O
1
W
M
.
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
.C
WW .100Y.C M.TW
WW 00Y.CO .TWAddress
WWConfiguration
.TW
5.6. LED WInterface/PHY
00Y
1
M
.
1
M
.
WW 00Y.CO .TW
W
WW 00Y.CO .TW
CO
.
W
W
W
Y
W
0
W
T
M
.1 address
These five pins are latched
RTL8201CL
during W
power
up O
reset
PHY
.
M to configure the
.1
W
M
.10into the
CO
O
W
W
C
W
.
Y.used
W
C
W
.
0
Y
W
W
W
[0:4] used for the MII
management
register
interface.
In
normal
operation,
after
initial
reset,
they
are
0
0
Y
W
T
.
W
M.T
.1
.T
10
00
M
.
O
1
W
M
.
O
W
C
W
W
Y. by
CO The
as driving pins for status
driving polarity,
is W
determined
W high, W
.LEDs.
Y.Clow or.Tactive
WW .active
WWindicator
M.T
.100
.TW
100
00Y
M
O
1
W
M
.
O
W
O [4:0] during power-up
each latched status of the
PHY
reset. If the latched status W
is W
High, then
it
W address
0Y.C
.TW
Y.C
WW .100Y.C M.TW
10PHY
WW
M
.
.TW then it will
00status
O
1
W
M
.
will be active low. If the
latched
is
Low,
be
active
high.
See
section
7.5
LED
and
O
W
WW .100Y.C M.T
WW 00Y.CO .TW
WW .100Y.C M.TW
Address Configuration,W
page 19,.1for
more information.
OM
WW 00Y.CO
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
0
W
.1
W.1
M.T
.10
OM
W
O
W
W
C
.
W
C
W
Y
W
W
W
WW .100Y.
M.T
.100
M.T
O
W
O
W
C
.
W
W
Y
W
WW .100Y.C M.TW
M.T
.100
O
W
O
W
C
.
6
W
Y.C
WW .100Y
WW PHYceiver
M.T
.100
W
O
W
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
Table 6. LED
W
Y.C Configuration
W Interface/PHY
0
WW Address
0
T
.
1
M.T
.
MDescription
O
W
Name
Type
Pin No.
O
C
W
Y.C
WW .100Y.
.TW
M.T
PHYAD0/
LI/O
PHY
Address [0].
M
.1009
O
W
O
W
C
W
WW .100Y.
LED0
.TW
WW .100Y.C Link
.TLED.
M
M
O
W
O
W
linked.
W
.C Lit when
Y.C
.TW
WW .110
TW [1]. W
.Address
100
00Y PHY
M
.
.TW
PHYAD1/
LI/O
M
O
W
M
O
W
.C
O
W
W
LED1
Duplex
W
00Y
Y.C
WW .100Y.C FullM
TW LED. W
.
1
0
T
M.T
.
.
0
O
1
W
M
.
O
W
C
.
O
W
W
Lit when inWFull DuplexWoperation.
W
Y
.C
WW 12.100Y.CPHY M
.T [2].
M.T
.100
.TW
00Y PHYAD2/
LI/O
Address
O
1
W
M
.
O
W
C
W
.C LED Mode:
Y.
WW 00Y.COLED2
.TW
WW .100YCL
LED
.TW 10 ACT W
100
M
.
.TW
M
O
1
W
M
.
O
W
O
W
Blinking
when
data.
.C
Y.C
WorWreceiving
.TW
WW .100Y
.TWtransmitting
100
WW .100Y.C M.TW
M
.
M
O
W
BL
LED
Mode:
Link
10
/
ACT
LED
O
W
.C
O
W
W in 10Base-T
0Yblinking
WWmode,
.TW transmitting or
0Y.C when
WW .10Active
.T
linked
10and
WW .100Y.C M.TW
Mwhen
.
M
O
W
O
W
C
.
O
W
W
.C data..TW
.C
WW .100Y
WW .1receiving
00Y Address
WW .100Y
M.T
.TWLI/O
M
O
W
M
PHYAD3/
13
PHY
[3].
O
W
C
W
W
W
Y.
W
.CO .TW
Y.C
WW .CL
.T
WW .100YLED3
100 ACT LEDW
M.T
.100
100LED Mode:
M
O
W
M
O
W
O
W
.C
Y.C
transmitting
or receiving
WW data.
.TW
WW Blinking
.TW
100
00Y whenM
WW .100Y.C M.TW
M
.
1
.
O
W
100 / ACT LEDW
WBL LEDYMode:
.C
O
W
W
.CO Link
00Y when
WW Active
.TinW100Base-T W
00when linked
WW .100Y.C M.TW
M.T
mode, W
and.1blinking
transmitting or
1
M
.
O
O
W
C
.
O
W
W
W
.C
Y
W
WWreceiving
00Ydata. M.TW
WW .100Y.C M.TW
M.T
.100
1Address
.
O
W
O
W
C
PHYAD4/
LI/O
15
PHY
[4].
.
W
W
W
.CO .TW
Y.C
WW .100Y
WW
WW LED4
M.T
100LED. OM.T
00Y
Collision
.
O
1
W
M
.
W
C
O
W
.C
W when
WW .100Y.
.TW
WBlinks
TW
.occur.
00Ycollisions
WW .100Y.C M.TW
M
1
M
.
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
W
Oand GroundWPins
5.7.
WW 00Y.CO .TW
WPower
.CO .TW
C
.
Y
W
W
W
0
Y
W
0
W
M
.1
.T
00
OMGround Pins
W.1Power
WW 00Y.CO .TW
W.1 Y.COM W
.C
Table
and
W7.
W
Y
W
W
0
W
T
.
0
0
W
M
.1
.T
W.1 Y.COM W
NameW.10 TypeCOM Pin No.
Description
WW 00Y.CO .TW
W
.
W
W
W
W Analog.1Power
.T
00 Input.
W
.T36
00PY
AVDD33
3.3V
W.1 Y.COM W
OM
W
W
W.1 Y.COM W
C
.
W
W
Y
W
W
3.3V
Wpower supply
.Tcircuit; should be wellWdecoupled.
W
M.T
.100
.T
100 for analog
00
M
.
O
1
M
.
O
W
C
.
O
W
AGNDWW P
Analog W
Ground. Y.C
W
Y
W
.C 29,.35
W
Wbe
.TGND
W
TW
M.T
.100
100 to a O
00Y
M
.
Should
connected
larger
plane.
O
1
W
M
.
W
C
O
W
W
W
Y.C
WW .100Y.
WW Power
DVDD33
WW .P100Y.C 14,M48
M.T
.TW 3.3V Digital
100Input. OM.T
.
O
W
W
O
W
.C circuit.
3.3V power
digital
WW .100Y.C M.TW
WWsupply.1for
.TW
00Y
WW P.100Y.C
.TW Digital Ground.
M
O
W
M
DGND
11,
17,
45
O
W
WW 00Y.CO .TW
WW .100Y.C M.TW
WW .100Y.C M.TW Should beW
connected
to
a
larger
GND
plane.
O
W
OM
W.1
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
OM Pins
WW 00Y.CO .TW
W.1 Other
WW 00Y.CO .TW
C
5.8. Reset
and
.
W
W
W
Y
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM Table
W
W
W
8.
Reset
and
Other
Pins
W
W
.T
00
W
.T
100
W.1 Y.COM W
W.1 Y.COM W
OMDescription
W
Name
Type WW. Pin No.
W
C
.
W
W
.T
W
M.T
.100
.TW
100
0420Y
M
.
O
1
W
M
.
RESETB
I
RESETB.
O
W
C
.
O
W
W
W
W
0Y
0Y.C reset,
.TW
WW .100Y.C Set
TWto reset theW
chip. For.1a0complete
this pin mustW
be asserted
M.T
.10low
.low
M
O
W
M
O
W
C
O
W
W
WW .100Y.
W 10ms. WW .100Y.C M.TW
WW .100Y.C forMat.Tleast
M.T
O
W
O
W
PWFBOUT
O
Power
Feedback Output.W
.C
O
W32
W
Y.C
WW .1and
.TW
00Y
W tantalum
.Tfrequency
00capacitor
WW .100Y.CBe sure
M
.TtoWconnect a 22uF
for
compensation
1
M
.
O
W
M
O
W
O
W
WW a .100Y.C M.T
a 0.1uF .capacitor
for noise
de-coupling.
Then connect
W
0Y.C
WW
TW this pin through
.
0
WW .100Y.C
T
1
M
.
O
W
ferrite
is outlinedWinW
section
OMbead to PWFBIN (pin8).
W
.CO method
Y.C
WWThe connection
C
W
.
0
Y
W
W
0
0
Y
W
T
.
1
0
0
W
.T
0 7.11 3.3V
Voltage
OMCircuit, page 22. WW.
W.1 Conversion
OM Power Supply andW
W.1 Power
.Cdescription
C
W
.
Y
W
W
W
PWFBIN
I
8
Feedback
Input.
See
the
PWFBOUT
0
Y
W
W
M.T above.
.10
100Not Connected.
M.T
O
W
O
C
NC
27WW.
.
W
W
Y
W
Y.C
W
W
M.T
.100
M.T
.100
O
W
O
W
C
.
7
W
Y.C
WW .100Y
WW PHYceiver
M.T
.100
W
O
W
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W
WW .100Y.C M.TW
T
.
M
O
W
.CO .TW
Y
WW .100Y.C M.TW
0
0
1
M
.
W
O and usage of the W
This section describes
registers
available
the RTL8201CL.
Wthe functions
.CO .in
W
TW
00Y
WW .100Y.C M.TW
1
M
.
O
In this section the following
abbreviations
are used: WW
W
.CO .TW
W
W
00Y
WW .100Y.C M.TW
1
T
M
.
.
W
O
RO:
.CO .TW
OM Read Only WW
W
C
.
Y
C
W
.
0
Y
W
0
W
.T
.TW
100
00Y
W.1 Y.COM W
OM
OM Read/Write WW.
W
W.1 Y.RW:
C
.
C
W
Y
W
.T
W
00
W
.T
.100
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
W
.T
00
Y.
W0 Basic
TW
M.T Control Register
.100 Mode
W.1 Y.COM W
.100 6.1.OM.Register
O
W
W
W
C
.
W
Y
W
.T
WW Table
WW .100Y.C M.TW
.100Register
M.T 0 Basic Mode W
.1009. Register
Control
OM
W
O
W
C
.
O
W
C
W
Y
W
.C
Y.
W
W
.TW
Description
Mode
Default
WW .100YAddress
M.T
.100
.TWName
100
M
.
O
W
M
O
W
C
.
O
W
W
C
W
.
Y
W
C
0:15
Reset
This
bit
sets
the
status
and
control
registers
of
the
PHY
in
a
default
RW
0
W
.
0
Y
W
W
.T
WW .100Y
M.T
.10
.TW
100is self-clearing.
M
.
O
W
M
O
state.
This
bit
W
C
O
W
W
W
Y.C
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
1: W
Software .reset
100
M
O
W
O
W
O
W
.C
0: Normal
WW .100Y.C M.TW
WW operation
.TW
00Y
WW .100Y.C M.TW
1
M
.
W
O
W loopback
enables
TXD3:0
to
0
.CO .TWRW
W 0:14 O Loopback This bit W
W data nibbles
0Ythe
Y.C of transmit
WW
0
0
W
T
.
1
0
WW .100Y.C M.TW
M
.
1
receive data W
path.
M
.
O
W
O
W
.CO .TW
WW .100Y.C M.TW
loopback
WW
00Y
WW .100Y.C M.TW 1: Enable
1
M
.
O
0: Normal operation
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T This bit sets theW
M
.1
0:13
Spd_Set
network
speed.
0
.100
OM
WW 00Y.CO RW
W
.CO .TW
W
C
.
Y
W
TW
W
.
W
0
Y
W
1:
100Mbps
1
0
0
W
T
M
.
.
1
0
.
O
W
OM
OM
W.1
0: 10Mbps WW
W
Y.C
WW .100Y.C M.TW
0
W
T
.
0
WW .100Y.C M.TW
O
After completing auto
this bit will reflect theW
Speed
W status.
OM
W.1negotiation,
O
W
W
Y.C
0
W
W100Base-TWW .100Y.C M.TW
0
1
WW .100Y.C M.T1:
M.T
.
O
W
O
W
C
.
O
W
W
0:W
10Base-T) WW
W
Y.C
WW .100Y
.Tbit=1
WW .100Y.C M.T
M.T
1is00enabled,Othis
M
.
O
W
When
100Base-FX
mode
and
is
read
only.
W
C
O
WW .100Y. RWM.TW 1
WW 00Auto
0Y.C auto-negotiation
Y.C
WW the
.TW
0NWay
0:12
This
function.
W
.TWbit enables/disables
1
M
.
O
1
W
M
.
O
W
WW bits
auto-negotiation;
0:13
W be ignored.
.CO 1: .Enable
Y.C and 0:8.Twill
WW .100Y.C M.TW
W
0
Y
W
0
0
WW Negotiation
T
0
.1
O
W
OM0:8 will determine theWlink
0: Disable auto-negotiation;
W.1Enable OM
W
.Cand
Y.C
WW bits000:13
W
0
Y
W
W
0
W
T
.
1
WW .100Y.C speed
T
and
the
data
transfer
mode,
respectively.
M.T
.
.
1
M
.
O
W
M
O
W
C
.
O
W
W
C bit=0 Tand
W
Y
mode
W
W
0Y.this
WWis enabled,
. Wis read only.
WW .100Y.C When
M.T
.100
.T100Base-FX
10the
M
.
O
W
M
O
W
C
0:11
Power
Down
This
bit
turns
down
the
power
of
PHY
chip,
including
the
internal
RW
0
O
W
W
W
W
0Y.
Y.C
WW
WThe
.Talive
WW .100Y.Ccrystal
TW
M.T
.oscillator
circuit.
MDC,
isM
still
for accessing W.10
100MDIO O
.
O
M
W
W
COMAC.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.the
.
M
1: Power
O down
WW 00Y.CO .TW
W
WW 00Y.CO .TW
W
W
W
WW .100Y0:.CNormal
T
.
W.1 Y.COM W
W.1 Y.COM W
OM operation
W
W
W
C
.
W
W
0:10
Reserved 00Y
W
.T
W
M.T
.100
.TW
100
M
.
O
1
W
M
.
O
W
C
.
O allows the NWay auto-negotiation
W This.C
0:9
Restart
Auto
bits
to be
reset.
.C
WW RW.100Y 0 M.TW
WW .100Yfunction
.TW
WW .101:0Y
.TW
M
O
Negotiation
Re-start
auto-negotiation
W
M
O
W
O
W
WW .100Y.C M.TW
W
Y.C operation
WW .100Y.C M.TW
WW .10:00Normal
T
.
O
W
OM
WW 00Y.C
0:8
Duplex
bit
the duplex
mode ifW
auto-negotiation
isO
disabled
RW
W
.Csets
0Y.0C M.TW
WW
WW This
W
0
Y
T
.
1
0
W
T
.
.
M
.1
.10 0:12=0).OM
Mode W(bit
WW 00Y.CO .TW
WW 00Y.CO .TW
.C
W
W
Y
W
0
duplex
WW 1:.Full
T
10
W.1 Y.COM W
M.
W.1 Y.COM W
O
W
W
W
C
0:
Half
duplex
.
W
.T
00
0
W
.T
0Y
WW After
.TW
.10reflect
W.1 Y.COM W
M
.10completing
auto-negotiation,
thisW
bitW
will
the
duplex
OM
O
W
W
C
.
C
W
Y
W
.T
W
00
W
WWstatus..100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
1: Full duplex
W
.C
W
.T
W
WW .100Y
WW
.100
00Y
M.T
OM
W
M.T
.1duplex
O
W
0: Half
C
.
O
W
W
C
Y
W
W
W
W
Y.C
WW .100Y.
M.T
.100
0:7:0
Reserved W
M.T
O
W
M.T
.100
O
W
C
.
O
W
W
Y
W
WW .100Y.C M.TW
WW .100Y.C M.TW
.100
W
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
8
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
6.
Register Descriptions
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
WW 00Y.CO .TW
W
W
T
.
1
6.2. Register 1 Basic
OM
W.Register
OM Mode Status
W
C
.
Y.C
W
0
Y
W
.TW
0
0
T
.
M
.1 Status
Mode
Register
M10. Register 1 Basic
.10 Table
O
W
O
W
C
.C
W
WW .100Y.
.TW
WName
Address
Mode
Default
.TW
00Y Description
M
1
M
.
O
W
O
W
.C
W
C
W
.
Y
W
1:15
100Base-T4
1:
Enable
100Base-T4
support
RO
0
W
0
Y
W
T
.
W
W
.10
M.T100Base-T4 support
.100 0: Suppress
OM
W
M.T
O
W
C
.
O
W
C
W
Y
.C 1:14
Y.Enable 100Base-TX
W
WW FD.1001:
.TW
M.T
.100
full duplexW
support
RO
1
.TW 100Base_TX_
00Y
M
O
1
M
.
O
W
C
.
O
W support
W
W
.C
Y
W
C
W
.
0:
Suppress
100Base-TX
full
duplex
0
Y
W
T
.
W
0
0
Y
W
T
.
0
M
.1
M.T
.100
OM
W.1 1: Enable
half duplex
support0Y.CO
RO
1
WW
W
Y.C 100Base-TX
W
WW 00Y.CO1:13 .TW100BASE_TX_HD
.TW
0
WW .10:00Suppress
T
.
1
M
.
100Base-TX
half
duplex
support
M
O
1
W
M
.
O
W
.C
O
W
W
.TW
support .100Y
RO
1
0Y.C 10Base-T
WW .1:10Enable
.TWfull duplexW
WW .100Y.C1:12M.TW10Base_T_FD
M
M
O
W
O
W
C
.
O
W
W
0:
Suppress
10Base-T
full
duplex
support
C
W
.
Y
W
WW 1:.1Enable
.TW
00Y 10Base-T
WW .100Y.C
M.T
.100
.TW
M
1:11
10_Base_T_HD
half
duplex
support
RO
1
O
W
M
O
W
C
.
O
W
W
W
.C10Base-T
Y
W 0: Suppress
C
W
.
0
Y
W
T
W
.
W
0
0
Y
W
T
half
duplex
support
.
W
M
.1
.T
00
M
.10
OM
WW 00Y.CO .TW
W.1 1:10~7
.CO .TW
Reserved WWW
C
.
Y
W
W
W
0
Y
W
M
.T
00
.10
W.1 with
The
will accept management
1
OM
WRTL8201CL
.CO .TW RO
OM MF Preamble
Wframes
W.1 1:6
C
.
Y
W
C
W
.
0
Y
W
W
W
0
0
Y
W
T
.
1
0
0
W
T
Suppression
preamble
suppressed.
M
.
.
0
O
W
OM
W.1 Y
OM
W.1
Y.CSMI .TW
of.C
32 preamble
Wbits are required
0first
WW for .the
0
0
WAWminimum
T
.
1
0
WW .100Y.C M.TW
M
Wrequired
OMafter reset. One idle bit
read/write
is
W.1 transaction
.CO .TW
O
W
W
C
.
Y
W
C
W
.
0
Y
W
W
W
Y
W
.T transactions as per
W
between any
.10 802.3u
.100two management
OM
WIEEE
M.T
.100
OM
W
O
W
W
C
W
.
Y.C
W
C
W
.
specifications.
0
Y
W
W
W
0
0
Y
W
T
.
0
0
W
M.T
.1
.T
1
0
M
.
O
1
W
M
.
O
W
C
Auto
process completed
RO
0
O Negotiation 1: Auto-negotiation
W
W1:5
Y.
.TW
WW .100Y.C
TWcompleted W
.not
100
WW .100Y.C Complete
M
.
.TW
0: Auto-negotiation
process
M
O
W
M
O
W
.C
O
W
W
.TW
Remote .Fault
1: Remote
0
0Y.C detected
WW fault
.TW (cleared onWread)W.100Y OMRO
0condition
WW 1:4 .100Y.C
TW
1
M
.
M
O
W
C
.
O
0:
No
remote
fault
condition
detected
W
W
C
W
Y
W
Y.
W
.TW
WW .100Y.C M.TW WhenWin 100Base-FX
M.T
.100
100
mode,
this bit means anWin-band
M
.
O
O
W
C
.
O
W
W
has been
detected. See
WW0 .100Y
WW .100Y.C
.TW
WW .100Y.C M.TW signal Far-End-Fault
M.T
M
O
W
O
Far
End
Fault
Indication,
page
22.
W
C
.C
.CO .TW
WW .100Y. ROM.TW 1
WW Auto
WW
.TW
00Y failM
W
1:3
1: Link has
not experienced
state
1
00YNegotiation
.
O
1
W
M
.
O
W
O
W
W
Y.C
WW .100Y.C M.TW
state
0
WW .fail
T
.
0
WW .100Y.C M.TW0: Link experienced
1
M
W
CO
1:2 WW Link Status
1: Valid link established
0
WW 00Y.CO .TW
.CO .TW
WW .100Y.RO
.TW
Y
W
0
W
M
1
0
0:
No
valid
link
established
M
.
O
1
W
M
O
W
.C
W.
W
.CO .T1:WJabber condition
WW .100Y
1:1 WW Jabber
RO
0Y.C M.TW
YDetect
WW detected
0
0
M.T0
1
0
.
O
1
W
M
.
O
W
C
No jabber condition
W
Y.C
WW .100Y.
WW 00Y.CO .0:
WW detected
.TW
TW
M.1T
100
M
.
O
1
1:0 W Extended
Capability
1:
Extended
register
capability
RO
W
M
.
O
W
O
W
.C
W
WW .100Y.C M.TW
W register W
capability
only
.TW
00Y
WW .100Y.C M0:.TBasic
1
M
.
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O Identifier Register
WW 00Y.CO .TW
W 2 PHY
6.3. Register
1
WW 00Y.CO
C
W
.
W
W
W
Y
W
T
.
W
M
.1
.T
00
.1
OM
OM 11. Register 2 PHY
WW 00Y.CO .TW
W.1 Y.CTable
.CRegister
WWIdentifier
W
1
Y
W
W
W
0
W
T
.
0
W
M
.1
.T
00
W.1 Y.COM W
.CO .TW
OM
Address
Name
Mode
WW 0Default
W.1 Y.Description
Y
W
C
0
W
W
W
W
.T
00 of the
W
M
.T ID for software
00 PHY identifier
W.1 0000
2:15~0
PHYID1
recognition
RO
OMRTL8201CL
W.1 Y.C
.CO .TW
OM
W
W.1 Y
Y
W
C
W
.
0
W
W
W
0
W
.T
00
W
W.1 Y.COM W
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
.T
W
00
W
.T
WW .100Y
.100
W.1 Y.COM W
M.T
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
Y.
W
6.4. RegisterW3W PHY
Register
M.T
.1020
W.1 Y.COM W
M.T
.100 Identifier
O
W
O
W
W
C
.
W
.C
W
.T
W
WW .1Register
00Y
WW .1Table
.100
2 M.T
00Y 12. Register
OM
W
M.T 3 PHY Identifier
O
W
C
.
O
W
W
C
Y
W
Address
NameWW Description
ModeW Default
Y.C
WW .100Y.
M.T
.100
.TW
M.T
O
100
W
M
.
O
W
C
.
O
W
W
.C
3:15~0
PHYID2 W PHY identifier
software recognition
theYRTL8201CL
RO W 8201 00Y
.C ID .for
WW of
.TW
W
TW
100
00Y
M
.
1
W.1
M
.
O
W
O
W
W
C
.
W
C
W
Y
W
W
W
WW .100Y.
M.T
.100
M.T
O
W
O
W
C
.
W
W
Y
W
WW .100Y.C M.TW
M.T
.100
O
W
O
W
C
.
9
W
Y.C
WW .100Y
WW PHYceiver
M.T
.100
W
O
W
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
WW 00Y.CO .TW
W
W
T
.
6.5. Register 4 Auto-Negotiation
Advertisement
Register (ANAR)
.1
OM
W
OM
W
C
W
.
Y.C
W
0
Y
W
T
.
0
0
T
.
M
This register containsWthe
device
will be transmitted to its link partner
.10 advertised
W.1 asYthey
OM abilities of this W
.CO .TW
0
W
0
WW .100Y.C M.TW
during auto-negotiation.
W.1 Y.COM W
O
W
W
C
.
W
W
Y
W
.T
W
0
W
.T
Table 13.
4 Auto-Negotiation
Advertisement
Register
(ANAR)
.100
M
.10Register
OM
W
M.T
O
W
C
.
O
W
C
W
.
Y
W
C
Address
Name
Description
Mode
Default
W
.
0
Y
W
T
W
.T
M.
.10
.TW
100
00Y
M
.
O
1
W
M
.
O
W
C
.
4:15
NP
Next
Page
bit.
RO
0
O
W
WW .100Y
.TW
W
0Y.C M.the
Y.C
WW .0:
TWprimary capability
0
0
T
M
.
1
0
Transmitting
data
page
W
M
.1
O
W
.CO .TW
WWdata page
WW 00Y.CO .TW
protocol specific
00Y
0Y.C Mthe
WW 1:.1Transmitting
TW
.
1
0
.
OMword
M
O reception of link partner
.Cdata
WWcapability
W.1 Y.CO
C
4:14
ACK WW
1: Acknowledge
RO
0
.
Y
W
0
Y
W
W
.TW
W
0
W 0: Do
.T reception
10
0not
W
M
.
.T
1
00
M
.
acknowledge
O
1
W
M
.
O
O
W
WW 00Y.Cremote
WW .100Y.C M.TW
TWdetection capability
RW
0
.fault
WW .100Y.C4:13 M.TW RF W 1: Advertise
1
M
.
O
W
O remote fault detection
W
C
.
O
W
W
C
W
.
0:
Do
not
advertise
capability
Y
W
C
W
.
0
Y
W
.T
0
.T
WW .100Y4:12 M.TWReserved W
.100
W.1 Y.COM W
OM
W
O
W
W
C
.
W
C
.
Y
Wnode .100
.T
W
W1: TX flow
.TW by local
WW .100Y4:11
RW
0
.100controlOisMsupported
OM
W
M.T TXFC
W
C
.
O
W
W
C
W
.
Y
W
C
0:
TX
flow
control
not
supported
by
local
node
W
.
0
Y
W
T
W
.
W
0
0
Y
W
W
.T
00
M.T
.10control isOsupported
W.1 Y.COM WRW
W
1: RX
flow
by local node
0
OM RXFC
W
W.1 4:10
C
.
W
C
W
.
Y
W
W
.T
W
00
0 not supported
Y
WRX flow.1control
T
.
1
0
0
W
T
M
.
.
0:
by
local
node
0
M
O
1
W
M
.C
W
W.
W
.CO .by
WW 0is
.CO .TT4
1: W
100Base-T4
local node W
0
W
00Y
0Ysupported
TW
1
WW .14:9
M.T RO
.
1
00Y
M
.
O
W
M
O
W
C
.
O
0:
100Base-T4
not
supported
by
local
node
W
W
C
W
.
Y
W
C
.T
00
Y.
W
.TW by localW
00Y
WW 4:8
.TW
.1full
TXFD
1: 100Base-TX
duplexOisM
supported
node W.1
1
OM RW
M
.100
W
C
.
O
W
W
C
.
Y
W
W by localW
0
Y not supported
TW
.
0
0
W
T
0: 100Base-TX
full
duplex
node
.
1
0
WW .100Y.C M.TW
M
.
1
O
W
OM
W.
O TX
W
4:7
1: 100Base-TX
RW
1
WW .100Y.C M
.TW
0Y.C byMlocal
WW is.1supported
TWnode
.
0
WW .100Y.C M.TW 0: 100Base-TX
O
W
not
supported
by
local
node
W
.C
O
W
W
W
.CO .TW
W 1: 10Base-T
00Y
0Ysupported
WWfull duplex
by local node W
RW
1
1
0
WW4:6 .100Y.C 10FD
T
M.T
.
.
1
M
.
O
W
M
O
W
C
.
O
W
W
C
W
.
Y
W
C
0:
10Base-T
full
duplex
not
supported
by
local
node
W
.
Y
W
00
W
.T
WW .100Y
M.T
.TW1: 10Base-T
.100 by local
W.1 Y.CO
OMnode
4:5 W
10OM
isW
supported
RW
1
W
W
C
.
C
W
0
Yby local node
W
TW
.
W
0
0
Wnot supported
T
.
1
0
WW .100Y.
T
M
.
0:
10Base-T
.
1
O
W
OM
W.
OM Binary encodedW
W
W
Wnode. Currently
WWonly .100Y.CRW M.T00001
4:4~0
this
W
0Y.C by
Y.C
W selector.1supported
T
.
0
WW .100Selector
T
.
M
O
W
M
CSMA/CD 00001W
isW
specified. .No
are supported.
O
W
COother protocols
WW .100Y.C M.TW
W
.TW
00Y
WW .100Y.C M.TW
1
M
.
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
.1
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
.T
W
00
0Y
W
.TW
WW .100Y.5 Auto-Negotiation
6.6. Register
Partner
Ability
M
.10Link
OM
W.1 Register
M.T
O
W
C
.
O
W
W
C
.
Y
W
W
.TW
W
.TW
100
00Y
WW .100Y.C M.TW
M
.
1
M
.
O
W
(ANLPAR)
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O The
W
O
This register contains
advertised
abilities of the
Link Partner
during
auto-negotiation.
W
Y.C
WW
W
.CO .TW
0
Y.C as received
WW
WW the
0
0
Y
W
T
.
1
0
0
W
M.T
.
1
0successful
M
.
content changes after
a
auto-negotiation
if
Next-pages
are
supported.
O
1
W
M
.
O
W
C
.
W
WW .100Y
WW 00Y.CO .TW
WW .100Y.C M.TW
W
M.T
O
W
TableW
14.
Link
PartnerCAbility
Register (ANLPAR)
.1 RegisterO5MAuto-Negotiation W
O
W
C
.
.
.C
WWMode.100Y
W
.TW
W
.TW
00Y
WName
M
Address
Default
.TW
1
00YDescription
M
.
O
1
W
M
.
O
W
.C
O
WW
WW 00Next
.TW
5:15
RO .100Y0
Y.C Page bit.
WW .100Y.C M.TW
WNP
M
.TW
O
1
W
M
.
the primary capability
page
W 0: Transmitting
.CO .TW
WW data
.CO .TW
Y
WW .100Y.C M.TW
0page
W
0
WW .101:0Y
1
M
.
Transmitting
the
protocol
specific
data
O
OM
WW 00Y.CO .TW
W
.Cnodes
WW of0local
C
W
.
Y
W
W
W
0
Y
W
T
5:14
ACK
1:
Link
partner
acknowledges
reception
capability
RO
0
.
W
00
.1
W.1 Y.COM W
M.T
.1data
OM
W
O
W
W
C
word
.
W
C
W
.
Y
W
.T
W
00
W
0Yacknowledgement
WW 0:
M.T
.100
W.1 Y.COM W
M.T
.10No
O
W
O
W
W
C
.
W
.C is .indicating
W
.T
WWfault .100Y
5:13
RF WW 1: 1
Link
a remote
RO
TW
.1000
00YpartnerM
M.T
OM
W
.
O
W
C
.
O
W
W
C
Y
W fault00Y.
0: Link partner does not indicate a W
remote
W
W
WW .100Y.C M.TW
M.T
.100
M.T
.1
O
W
5:12
Reserved
O
W
C
.
O
W
W
.C
0Y
Y.C
W
W
W
WWpartner
.TW
5:11
TXFC W 1: TX.1flow
supported
by Link
RO
0 .10
100
00YcontrolMis.T
M
.
W
O
W
.CO not.T
0: W
TX flow0Y
control
supported
by Link
Y.C
WW
W
WWpartner
.TW
WW
100
0
M
.
1
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
10
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
Address
Name
Description
Mode
Default
W
WW .100Y.C M.TW
T
.
Mflow control is supported
O
W
O
C
5:10
RXFC
1:
RX
by
Link
partner
RO
0
.C
W
0Y. partner
WW by
.TW
0Link
.Tcontrol
1
00Y0: RX flow
M
.
not
supported
1
M
.
O
W
O
W
Wlink
Wis supportedWby
0Y.C M.TW
Y
5:9
T4
1:.C
100Base-T4
partner
RO
0
0
0
WW
T
.
1
0
.
1
M
. 0: 100Base-T4
O
W partner
O
W
C
.
not
supported
by
link
W
C
W
.
W
0Y
W
.T
W
0Y
WW
10link
.by
M.T full duplex is supported
5:8
TXFD W.101: 100Base-TX
partner
RO
0
OM
W
M.T
O
C
.
O
W
C
.
Ypartner .TW
W
W
.C
0
Y
W
W
0
0
Y
0:
100Base-TX
full
duplex
not
supported
by
link
W
T
.
1
0
0
T
.
0
M
.1
OM
W.
Wpartner
W.1 Y.COM5:7 W 100BASE-TX
supported byW
link
RO
0
W
.CO .isTW
Y.C
WW 1:0100Base-TX
0
Y
0
0
W
M.T
.1
.T
1 100Base-TX
00
M
.
O
1
0:
not
supported
by
link
partner
W
M
.
O
W
C
W
C
W
Y.
Y.will
WW 00Y.CO .TW
.Tby
WW This
TW
also
set if the linkWin 100Base
.be
100is established
00bit
M
.
1
M
.
O
1
W
M
.
O
O
W
.C
detection.
WWparallel
WW .100Y.C M.TW
.TW
00Y fullM
WW .100Y.C 5:6M.TW 10FD W 1: 10Base-T
1
.
O
W partner
RO
0
O duplex is supported byWlink
W
O
W
Y.C
W
0
Y.Cfull duplex
Wby link partner
.TW
0
0
WW0: 10Base-T
T
.
1
0
WW .100Y.C M.TW
not
supported
M
.
1
M
.
O
W
O
W
O
W
5:5
1: 10Base-T
0
WW .100Y.C M.TW RO
W10Base-T WW
0Y.isCsupported
TWby link partner
.
0
WW .100Y.C
T
.
1
M
.
O
W
M
O
W
0:
10Base-T
not
supported
by
link
partner
C
.
O
W
W
.C
W
WW is.1established
00Y
WThis
.ifTW
00Yalso be set
WW .100Y.C M.TW
M.T
bit.1will
the link in 10Base-TW
by
M
O
O
W
O
W
.C
W detection.
WW .100Y.C M.TW
parallel
W
.TW
00Y
WW .100Y.C M.TW
1
M
.
O
W
O
W
LinkWPartners
binary
Currently
00000
W 5:4~0 O Selector
Y.C
Wnode selector
0only
Y.C encoded
WW
.TWRO
0
0
W
T
.
1
0
WW .100Y.C M.TW
M
.
1
CSMA/CD
00001
is
specified
M
.
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
.CO .TW
OM
WW
W.1 Register
Y
WW 00Y.CO Expansion
C
W
.
0
W
W
6.7.
6
Auto-Negotiation
Register
(ANER)
W
0
Y
W
T
W
M.
.1
W.1 Y.COM W
M.T
.100
O
W
O
W
W
C
.
W
.C
Y
W
.T
W
Ycontains
WWfor .NWay
This
additional
status
WWregister
.100
100 auto-negotiation.
M.T
OM
W
M.T
.100
O
W
C
.
O
W
W
C
W
Y
W
Y.
W
WW
.TExpansion
Table
6 Auto-Negotiation
Register
100
WW .100Y.C M
M.T
.(ANER)
.TW15. Register
100
M
.
O
W
O
W
C
.
O
W
Address
Name TWDescription
WW .100Y Mode
WW 00Y.C
WW .100Y.C M.TW
W
M.T Default
.
O
1
W
M
.
O
W
C
6:15~5
This bit is permanently
set to.C0.
CO
W
WW .100Y.
WW 00Reserved
.TW
Y.MLF
WW a multiple
.Thas
00Y link fault
W6:4
M
.TW
1
M
.
Indicates
whether
occurred.
RO
0
O
1
W
M
.
O
W
O
W
WW .100Y.C M.TW
WFault occurred
WW .100Y.C M.TW
WW .100Y.C M.T1:
O
W
O
W
0:W
No fault occurred
WW .100Y.C M.TW
WW 00Y.CO .T
WW .100Y.C M.TW
W
6:3
link partner supports Next Page negotiation.
RO
.1
.CO .T0W
OM Indicates whether the
WW 00Y
WLP_NP_ABLE
WW 00Y.CO .TW
C
.
W
W
W
Y
W
1:
Supported
1
W
M
.
.T
1
00
WW 00Y.CO .TW
W.1 Y.COM0: NotWsupported WW. 0Y.COM W
W
W
W
T
W
M
.1
.T bit indicates whetherWthe
M. to send additional
.10local node
.100
6:2
NP_ABLE
This
.CO 0.TW
OM
WW RO
W
.CO is able
Y
W
C
W
.
0
Y
W
W
W
0
0
Y
W
.T
W
Next
00
.10
W.1 Y.COM W
M.TPages. Internal useWonly.
OM
W
W
W.1 Y.COThis
C
.
W
6:1
PAGE_RX
bit
is
set
when
a
new
Link
Code
Word
Page
has
been
0 .T
Y
W
W
W
W
.T
100
W
.RO
Mauto-negotiation
.100 whenOthe
OM
W
M.T It is automatically
.100
W
received.
cleared
C
.
O
W
W
C
W
Y
Y. read .by
W
WW (register
TW
WW .100Y.Clink M
M.T
.100
.TW ability register
partners
management.
100 5) is O
M
.
O
W
W
C
.
W
W auto-negotiation.
CO
Y.C
WW RO.100Y 0 M.TW
6:0
LP_NW_ABLE
Link partner
NWay
.TW
WW .100Y.1:
.TW supportsW
100
M
.
O
W
M
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .T
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
W
.T
WW .100Y
.100
.TW
100
M
.
W
M
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
11
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
WW 00Y.CO .TW
W
W
T
.
6.8. Register 16 NWay
M
W.1 Y(NSR)
OM Setup Register
.CO .TW
W
C
.
W
0
Y
W
0
0
T
.
0 Table M
M
.1 Register
16. Register 16 NWayW
Setup
W.1 Y
.CO (NSR)
W
CO
.
Y
W
W
0
W
.TW
0
0
W
T
Address
Name .10 Description
Mode
Default
.
1
M
.
M
O
W
O
W
.C
W
C
W
.
Y
W
16:15~12
Reserved
W
0
Y
W
T
.
W
00
M
.10
.TW
M.T
OPin
ENNWLE
indicates linkpulse WW
RW
0
W.1 1: LED4
.CO .TW
OM16:11
C
.
Y
W
C
W
.
0
Y
W
W
0
0Auto-negotiation
Y
W
T speeds up internal timer
.
1
0
0
T
M
.
.
16:10
Testfun
1:
RW
0
1
0
M
.
O
1
W
W
.C
OM
W.
W
.CO to .loopback
Set
modeWW
RW
0
W NWLPBK
00Y
0YNWay
Y.C 16:9
WW .1:
TW
1
0
0
T
M.T
.
.
1
0
M
O
1
W
M
.
O
W
C
.
O
16:8~3
Reserved
W
W
C
W
.
Y
W
C
W
W
W
Y. 16:2.TW FLAGABD
W
00Y
.100state OM.T
M.T experienced ability
1:.1Auto-negotiation
detect
RO
0
W
M
.100
O
W
.C
O
W
W
C
.
W
0Y
Y
W detection
TW
.
0
0
WW 1: Auto-negotiation
T
experienced
parallel
fault
state
RO
0
.
1
0
WW .100Y.C 16:1M.TW FLAGPDF
M
.
.1
O
W
OM experienced link status
WAuto-negotiation
O
W
W
Y.C
16:0
FLAGLSCWW1:
state
RO
0
W
0
Y.C
WW check
0
0
T
.
1
0
WW .100Y.C M.TW
M.T
.
1
M
.
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
W
W
.CO .TW
WW .100Y.
WW .100Y.C M.TW
WW 6.9.
M.TMask
00Y Register
O
1
W
M
.
17
Loopback,
Bypass,
Receiver
Error
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
Register
(LBREMR)
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
WMask
W
W
.C
Y.C (LBREMR)
C
Table 17.
Register W
17W
Loopback,
Bypass,.TReceiver
Error
Register
W
.
0
Y
W
W
W
0
0
Y
1
0
0
W
M.T
.
.T
1
0
M
.
O
1
W
M
.
O
W
C
Address
Name
Description
Mode
Default
.
O
W
W
W
Y.C
WW .100Y
.TW
W
0
Y.C
W
T
.
0
0
WW 17:15
T
M
.
1
0
M
.
RPTR
Set to 1 to put
into repeater mode. W
0
O RW
W the RTL8201CL
W.1 Y.COM
.CO .TW of the 4B/5B
0Y.C MRW
WW& 5B/4B
TW
.
W
0
0Y
WWof this.1bit
BP_4B5B
Assertion
allows bypassing
0
1
0
0
WW 17:14
T
.
.
0
O
W
OM
W
OM
W.1
WW .100Y.C M.TW
W encoder.
WW .100Y.C M.TW
WW17:13.100Y.CBP_SCR
T
.
O RW
W
Assertion of this
of the
0
O
W bit allows bypassing
OM
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW scrambler/descrambler.
O
WW 00Y.CORW .TW 0
W
.COPower.TSaving
WWLink00Down
C
17:12
LDPS
Set
to
1
to
enable
mode.
W
.
Y
W
W
W
Y
W
0
W
M
.1
.T Set to 1 to powerW
M
.1
17:11W.10 AnalogOFF
function
of transmitter and
RW
OM
WW 00Y.CO
.CO
W down 0analog
C
W
.
Y
W
TW 0
W
.
W
0
Y
W
T
.
1
0
W
T
M
.
.
receiver.
1
0
O
W
OM
W.
W.1 Y.COM Reserved.
WW .100Y.C M.TW
17:10
W
WW .100Y.C M.TW
WW .100Reserve
T
.
WLoopback.
.CO .TW
17:9 WW
LB.COM Set to 1 to enableW
DSP
0
WW 00YRW
.CO .TW
Y
W
W
0
Y
W
1
0
0
W
T
M
.
.
1
0
M
.
17:8
F_Link_10
Used
to
logic
force
good
link
in
10Mbps
for
diagnostic
purposes.
RW
1
O
1
W
W
OM
W.
W
.CO .T
Y.C
WW .100RW
Wto logic force
0inY100Mbps
Y.C
WW
17:7WW F_Link_100
Used
good link
forWdiagnostic purposes.
0
0
T
M.T1
.
1
0
M
.
O
1
W
M
.
O
W
C
C 10Base-T.
.in
17:6 WW JBEN
Jabber
1W
W Function
.CO Set.TtoW1 to enable W
0Y.
WW .10RW
.TW
00Y error detection
W
M.0T
1code
00Y
M
.
O
1
W
M
.
17:5
CODE_err
Assertion
of
this
bit
causes
a
to
be
reported.
RW
O
W
.C
W
W
.C
W
.CO Assertion
TW
00Y
TW detection W
.error
00Y
M
17:4 WW PME_err
causes a .pre-mature
end
to be W.1RW
0.
.TW of this bitW
1
00Y
M
O
1
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C reported.
.TW
M
17:3
LINK_err
of this bit causes
toW
be reported. WWRW Y.CO0
O
W
CO
.detection
WaWlink error
.CAssertion
Y
W
W
.TW
W
0
Y
W
T
.
0
0
W
T
.100
. of this bit causes a detection
1
0
17:2
PKT_err
Assertion
of packet
errors due to
RW
0M
M
.
O
1
W
M
.
O
W
C
.
W
W
CO ms time-out
WW .100Y
WW .100Y.C M.TW
WW .100Y.722
M.T
.TW to be reported.
O
W
M
O
W
C
W
17:1
FXMODE
This
whether Fiber
.C
W Mode00isYEnabled.
.CObit indicates
WWRO .100Y. 0 M.TW
.TW
WW .100YThis
.TW whetherW
1
M
.
17:0
RMIIMODE
bit
indicates
RMII
mode
is
Enabled.
RO
0 O
W
M
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .T
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
W
.T
WW .100Y
.100
.TW
100
M
.
W
M
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
12
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
WW 00Y.CO .TW
W
W
T
.
6.10. Register 18 RX_ER
Counter
.1
OM
W(REC)
OM
W
C
.
Y.C
W
0
Y
W
.TW
0
0
T
.
M
.1 Counter
Table
(REC)
M 18. Register 18 RX_ER
.10
O
W
O
W
C
.C
W
WW .100Y.
.TW
W
Address
Name
Description
Mode
Default
.TW
00Y
M
1
M
.
O
W
O
W
.C
W
C
W
.
Y
W
18:15~0
RXERCNT
This
16-bit
counter
increments
by
1
for
each
invalid
packet
RO
H[0000]
W
0
Y
W
T
.
W
00
M
.10
.TW
M.Tvalue is valid while
aW
link is established.
OThe
W.1 received.
.CO .TW
OM
W
C
.
Y
W
C
W
.
0
Y
W
0
W
.T
00
.TW
00Y
W.1 Y.COM W
W.1 Y.COM W
W
W.1 Y.COM W
W
W
.T
00
W
.T
.100
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W Register
Y
W
W
.T
00
Y.
W19 SNR
TW
M.T
.100 Display
W.1 Y.COM W
M.Register
.100 6.11.
O
W
O
W
W
C
.
W
W
.T
00
WW .1Table
00Y 19. Register
WW .100Y.C M.TW
.1Register
M.T
19 SNR Display
OM
W
O
W
C
.
O
W
W
C
W Mode Default
Y
W
.C
Y.
W
.TW
WW .100YAddress
M.T
.100
.TW Name W Description
100
M
.
O
W
M
O
W
C
.
O
W
W
C Internal
W
Y
Reserved WW
Realtek 0
Test
Y.Mode
Wchange
Y.C
.TW use. Do not
100field without
WW .10019:15~4
M.T
.this
.TW
1 0approval.
M
.
O
W
M
O
Realteks
W
C
O
W
W
Y.
W
Y.C the Signal
WW value.
Y.C
WThese
.TW to Noise Ratio
WW .10019:3~0
M.T
.100
.TWSNR
4-bits
RW
0000
100 show O
M
.
O
W
M
W
.C
O
W
W
C
W
.
Y
W
C
W
.
0
Y
W
T
W
.
W
0
0
Y
W
.T
0
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM W
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
W
Register
W Register
.T
W 6.12.
M.T
.100
.TW 25 Test
100
00Y
M
.
O
1
W
M
.
O
W
C
.
O
W
W
.C
WTest Register
WW .100Y
0YRegister
WWTable
.T25
WW .100Y.C M.TW
M.T
1020.
M
.
O
W
O
W
C
O
W
Description
Mode
WW .100Y.
.TW Default
WW .100Y.C M.TW
0Y.C Name
WWAddress
M
.TW
0
O
1
W
M
.
O
25:15~12
for
internal testing.
RW W
W
.C
WW
.COTest.TW Reserved
WW .100Y.C M
.T
.TbyWexternal PHY
00Y defined
WW
1
00Y PHYAD[4:0]
25:11~7
ReflectsW
the PHY
address
address
RO
00001
M
.
O
1
W
M
.
O
W
C
.
O
W
W
C
W
Y
W
0
W
T
.
0
WWpins..100Y.
T
.
1
WW .100Y.C M.TW configuration
M
.
M
W testing.
O
WW 00Y.CORO .TW
W
25:6~2
Test
Reserved for W
internal
.CO .TW
C
.
Y
W
W
W
0
Y
W
0
W25:1 .100 LINK10
M
.1
.T 1: 10Base-T link established
RO
0
W.1 Y.COM W
OM
WW 00Y.CO
W
W
C
.
W
TW
W
.
W
0
Y
W
T
0: No 10Base-T link established
.
1
0
0
W
T
M
.
.
1
0
O
W
OM
W.
OM 1: 100Base-FX or
W.1 LINK100
W100Base-TX
25:0
W
Y.Clink established
WW .100Y.CRO M.TW0
0
T
.
0
WW .100Y.C M.T0:WNo 100BaseWlink established
O
W
OM
W.1
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
.1
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
.T
W
WW .100Y.C M.TW
.100
M.T
.100
OM
W
O
W
C
.
O
W
W
C
Y
W
W
.TW
WW .100Y.
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .T
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
W
.T
WW .100Y
.100
.TW
100
M
.
W
M
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
13
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W
WW .100Y.C M.TW
T
.
M
O
W
.CO .TW
Y
WW .100Y.C M.TW
0
0
1
M
.
O 10Base-T and
W
The RTL8201CL PHYceiver
that integrates
.CaOphysical
WW 00Yis
W layer device
WW .100Y.C M.TW
W
T
.
1
Mand some extra power
100Base-TX/100Base-FX
O features into a 48-pin single chip
W management
W. functions,
W
.CO .TW
0Y.C the
WW
.Tfollowing
W in 10/100
0
WWFast.1Ethernet
1
00Y
thatMis.Tused
applications.
This
device
supports
functions:
M
.
M
O
W
O
W
.C
O
W
C
W
.
Y
W
C
W
.
0
Y
W
T
.
W
0
W
.T
00
00Y
W.1 Y.COM W
M.T
W.1 Y.COM W
W
W.1 Y.COMII
W
W
.T with MAC
interface
with
SMI
management
interface.1to
W
00 communicate
WMDC/MDIO
.T
.100
OM
W
M.T
.100
OM
W
C
.
O
W
W
C
.
Y
W
C
W
W
.TW
W
. IEEE.T802.3u
clause
ability
W 28 Auto-Negotiation
.TW
100
00Y
M
.
1
00Y
M
.
O
1
W
M
.
O
O
W
WW to
W MAC WW .100Y.C M.TW
Y.C
.Twith
00cooperate
WW .100Y.CFlowMcontrol
.TW abilityWsupport
1
M
.
WW 00Y.CO .TW
W
.CO .TW
WW 00ability
.CO duplex,
Y
W
W
W
auto-negotiation
configurable
by
hard
wire
WW .100YSpeed,
T
.1 or MDC/MDIO
OM
W
M.
W.1 Y.COM W
O
W
W
W
Y.C
W
C
.
0
W
W
W
0
0
Y
W
T
.
W
100 Flexible
LED
M.T
.1
.T configurationW.10
M
O
W
M
.
O
C
O
W
W
Y.
Y.C
WW mode)
W
Y.C SNI.T(Serial
WW Interface)
.TW
WW .1007-wire
M.T
.100
Network
(only in 10Mbps
100 support
M
.
O
W
M
O
W
W
.CO .TW
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .1Power
mode support
00Y Down
O
W
M
W
WW 00Y.CO .TW
.CO .TW
WW .100Y.C M.TW
Y
W
0
WW .4B/5B
0
transform
M
.1
WW 00Y.CO .TW
W 1 Y.COM W
WW 00Y.CO .TW
W
W
W
0
W Scrambling/De-scrambling
.1
W.1 Y.COM W
M.T
.10
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
00
Y.
W
WW NRZ
.TW to MLT-3
M.T
.100
W.1 Y.COM W
MNRZI
.100to NRZI,
O
W
O
W
W
C
.
W
W
Y
W
W
.T
W
00
Y.C
W
W
M.T
.100
W.1 Y.COM W
Manchester
Encode
10Base-T
operation
M.T and Decode for
.100
O
W
O
W
W
C
.
C
W
W
W
.T
WW .100Y
0Y.Data
.100
.TW
M.T
OM
W
M
.10and
W Clock
recovery
O
W
C
.
O
W
W
C
W
Y
W
W
Y.C
WW .100Y.
.TW
M.T
.100
.TW
00Equalization
M
O
1
W
M
.
WAdaptive
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
Far End
Fault
Indication
(FEFI)
in
fiber
mode
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
WW 00Y.CO .TW
W
WW 00Y.CO .TW
.CO .TW
W
W
Y
W
0
W
7.1. MII
Management
Interface
0
W.1 Y.COM W
M
.1and
W.1 Y.COM W
O
W
W
W
C
.
W
.T
W
.T
WW .100Y
.100
.TW
100
M
.
OM
W
M
O
W
C
.
O
W
W
C
7.1.1. WData
Transition
W
.
Y
W
C
.
Y
W
W
W
.TW
M.T
.100
.TW
100
00Y
M
.
O
1
W
M
.
O
W
W set the
Y.C SPEED,
CO MIITmode
WW 00Y.for
To set the W
RTL8201CL
MII/SNIB
and
.TW
0Y.C
WW pull
.TWpin high W
100 ANE,OM
0the
.
. W operation,
1
M
.
1
W
M
.
O
W
W
and DUPLEX W
pins.
.CO .TW
WW .100Y.C M.TW
WW .100Y.C M.TW
W
00Y
O
1
M
.
WW802.3u)
W
The MII (MediaWIndependent
is an 18-signal
in W
IEEE
W
.CO (as .described
Y.Csupplying
WW interface
W
.COInterface)
0
Y
W
0
0
Y
W
T
1
0
0
W
T
M.T
. frequencies
. PHY and MAC layer.
1 This Ointerface
0
M
.
O
1
W
M
.
a standard interface
between
the
operates
at
two
W
C
.
W
W
W
.CO .TW
Y.C
WW .100Y
Wbandwidth
.TW
WW to .support
M.T
100 for both
00Y 100Mbps/10Mbps
M
.
25Mhz and 2.5Mhz
transmit
and
receive
functions.
O
1
W
M
O
W
C
O
WW .100Y.
WW
.TW
Y.C
WW .100Y.C M.TW
M
.TW
O
Transmission W W.100
W
M
O
W
.CO
WW .100Y.C M.TW
W
W
WW .100Y.C M.TW
00Ysignal.MIt.Tthen
1
The MAC assertsWthe TXEN
changes
byte
data
into
4-bit
nibbles
and
passes
to Othe W
.
WW them
W
Y.C
WW 00Y.CO .TW
CO
.
0
W
W
W
0
Y
W
1
0
W
T
M.T
.
PHY via TXD[0..3]. The .PHY
sample
TXD[0..3] synchronously
with TXC the transmit
clock
.
1
0 will M
M
.
O
1
W
O
W
C
.
O
W
W
W
.C
Y.C
WW .100Y
signal supplied by PHY
.TW
WW during
M.T
.TWTXEN isWasserted.
100
00Ythe interval
M
.
O
1
W
M
.
O
W
C
O
W
W
WW .100Y.
WW .100Y.C M.TW
Reception
WW .100Y.C M.TW
M.T
O
W
O
W
W
W
W
Y.C
.CO .TW
0Y.CRXD[0..3]
WW
The PHY asserts the RXEN
the received
nibble
.TW clockedWby RXC.
100CRS OM.T
0data
WW signal.
.
1
00Y It passes
M
.
1
W
M
.
O
W
O
and COL signals are used
forWcollision
WW .100Y.C M.T
Wand handling.
Y.Cdetection
WW .100Y.C M.TW
0
WW
T
.
0
1
M
Osignal
WW 5B00isY.CO
W. decoded
.COsignal
WW the
C
W
.
In 100Base-TX mode, when
the
in
5B
is
not
IDLE,
CRS
will
assert.
When
Y
W
W
W
0
Y
W
T
.
0
0
W
.T
.1
W.1
M
.10
OM when the 10M W
W
O
W
C
recognized as IDLE it will be
de-asserted.
In
10Base-T
mode,
CRS
will
assert
preamble
.
W
C
W
Y
W
W
W
WW .100Y.
M.T
.100been confirmed.
M.T the IDLE pattern
O
has been confirmed and will be de-asserted
when
has
W
O
W
C
.
W
W
Y
W
WW .100Y.C M.TW
M.T
.100
O
W
O
W
C
.
14
W
Y.C
WW .100Y
WW PHYceiver
M.T
.100
W
O
W
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
7.
Functional Description
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W
Y.Cand will
The RXDV signal will be asserted .when
5B are10/J/K/
be de-asserted if the 5B are /T/R/
W decoded
0
WW
T
M.T
.
M
O
W
O
C
or IDLE in 100Mbps mode.YIn
mode, theWRXDV
signal
W
W as the CRS signal.
.C10Mbps
Y. is the .same
.TW
MT
.100
100
M
.
O
W
O
W
C
.decode .errors
The RXER (Receive
Error) signal will be asserted
if any 5B
WW
TW occur such as invalid J/K,
00Y
WW .100Y.C M.TW
1one
M
.
O
W
invalid T/R, or invalid
symbol.
This
pin
will
go
high
for
or
more
clock periods to indicate to the
O
W
WW 00Y.C
W
0Y.C M.TW
W
W
0
W
T
.
1
T
.
.
reconciliation
sublayer that
in the frame.
M detected somewhere
.1 an error was
M
WW 00Y.CO .TW
WW 00Y.CO .TW
.CO .TW
W
Y
W
0
Note: The RTL8201CL does
aM
TXER signal. This does
the transmit function.
0
OM
W.1not affect
O
W.1not use
W
W.1 Y.COM W
C
W
.
Y.C
W
W
0
Y
W
0
0
W
T
.
M.T
.1
.T
10
00
M
.
O
1
W
M
.
O
W
C
WW .100Y.
WW 00Y.CO .TW
.TW
WW .100Y.C M.TW
M
O
1
W
M
.
O
W
O
W
Serial Management
WW .100Y.C M.TW
Y.C
WW .100Y.C M.TW
WW .1007.1.2.
.TW
M
O
WW 00Y.CO .TW
W
CO
.MDC/MDIO
WW
W
Y
W
W
0
W
T
layer
device
can
use
the
management
interface to control a maximum of 31
.
0
0Y.CMAC
WW .10The
T
W.1 Y.COM W
M.
OM PHY addresses
W.1 withY.different
O
W
W
C
W
C
RTL8201CL
devices,
configured
(00001b
11111b).
During a hardware
W
.
W
W
.T
WW .100Y
M.T
.100 to O
.TW
100
M
.
W
M
O
W
C
W the RTL8201CL
levels of pinsW9, 10, 012,
into
to be set as the PHY
W reset,Ythe
W
Y.
W latched W
.COlogic
Y.C13, 15.Tare
W
WW address
M.Taddress to 00000b will
.100 the PHY
.TW
10
00 for M
M
.
O
1
W
.
management
communication
via
the
serial
interface.
Setting
O
W
O
W
W
W
.C
Y.C
.Tfor
WW down
.TWread and W
100 structure
00Ymode. M
0Y.C
WW put.10the
M
.
.TW into power
1
RTL8201CL
The
write
frame
the management
.
O
W
M
W
W
W
W
.CO .TW
Y.C
W
CO
.is
0
Y
W
T
.
W
0
0
Y
W
illustrated
in
Figure
3
and
Figure
4.
1
0
0
WW interface
T
M
.
.
0
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
0
W MDC .10
.1
W.1 Y.COM W
M.T
OM
W
O
W
W
C
.
W
C
Z W
0
Y
W
.T
R0 .T 0
D90 D8 D7 D6 M
D15 D14 D13 D12 D11 D10 .1
0Y. 0 M1 .T1W0 A4 A3 A2W A1 A0 R4
WW
MDIO .13201s
.10R30 R2 R1OM
O D5 D4 D3 D2 D1 D0
W
W
C
.
O
W
W
C
.
Y
W
.C ST .TOPW
PHYAD[4:0]
Idle
0
W
.TW
0Y
W
.TATW
10DATA
0REGAD[4:0]
WW .1Preamble
M
.
1
00Y
M
.
O
W
M
O
W
C
.
O
MDIO
is
sourced
by
PHY.
Clock
data
from
PHY
on
rising
edge
of
MDC
W
W
MDIO is sourced
by
MAC.
Clock
data
into
PHY
on
rising
edge
of
MDC
C
W
.
Y
W
W
.T
WW .100Y
WW .100Y.C M.TW
.100
M.T Cycle
OM
W
O
W
C
Figure
3.
Read
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
MDC
C
.C
W
WW .100Y.
WW 00Y.CO .TW
.TW
WW
00Y 1 0 MD15.TD14
0
1
0
1MA4 A3 A2 A1 A0 R4 R3 R2 .1R1 R0
D8 D7 D6 D5 O
D4 M
D3 D2 D1 D0
D13 D12 D11 D10 D9 W
MDIOW 32 1s
1
.
O
W
.C
WW DATA.100Y.C M.TW
WW 0ST0Y.COPO .TW
WW
PHYAD[4:0]
REGAD[4:0]
00Y TA M.TW
WPreamble
Idle
1
.
1
W
M
.
O
W
.CO .TW
O
W
W
C
.
Y
W
C
W
.
0
Y
W
W
MDIO
is
sourced
by
MAC.
Clock
data
into
PHY
on
rising
edge
of
MDC
W
0
Y
W
W
100
M.T
W.1 Y.COM W
M.T
.100
O
W.4.
O
W
W
C
.
W
C
Figure
Write
Cycle
W
.
Y
W
.T
W
.T
WW .100Y
.100
.TW
100
M
.
OM
W
M
O
W
C
.
O
W
W
C
W
.
Y
W
C
Y
W
W
.TW
WW .100Y.
M.T
.100
.TW
100
M
.
O
W
M
O
W
O
W
.C
21.W
Serial Management
WW .100Y.C M.TW
.TW
00Y
WW .100Y.C M.TW Table W
1
M
.
O
W
Name
Description
W
WW 00Y.CO .TW
.CO .TW
WW .100Y.C M.TW
W
Y
W
0
W
1
OThis
Preamble
32 contiguous
logical
on .MDIO
alongM
with 32 correspondingW
cycles
W on MDC.
M 1s sent by the MAC
.10
W
Y.C
WW 00Y.CO .TW
.CO .Tfor
0
W
WW synchronization
W
0
Y
W
the
PHY.
1
0
Wprovides
M.T
.
1
0
M
.
O
1
W
M
.
O
W
C
.
W
ST
Start
of Frame.YIndicated
a 01 pattern.WW
.CO .by
Y.C
WW .100Y
WW
.TW
W
TW
M.T
100
00
M
.
O
1
W
M
.
OP
Operation
Code.
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW10 .100Y.C M.TW
Read:
M
O
W
O
W
O
W
Write:W
WW .100Y.C M.TW
WW .100Y.C M.TW
W 01 .100Y.C M.TW
O 5-bit field selects which
PHYAD
PHY Address.
can be connectedW
to W
one MAC..C
This
PHY the Y.CO
WW
W Up to
W
COPHYs T
W
.31
Y
W
W
W
0
Y
W
T
.
0
0
W
M.T
.100
.
frame is directed
1
0to.
M
.
O
1
W
M
.
O
W
C
.
O
W This
W
Y
.C
Y.C of .the
WW refers
REGAD
Register
Address.
WWof the.132
TWPHY this operation
00registers
WW
TW that sets which
.100to. OM.T
.field
00Y is a 5-bit
M
1
W
M
.
O
W
C
TA
Turnaround.
This is a 2-bit
between the
aW
frame to 0Y.
W
W
Wregister00address
Wdata field ofW
.COtime-spacing
Y.C and .the
W
TSTA
10
WW .during
M.T
.remain
.TW
1
00Y a readM
M
.
avoid contention
transaction.
For
a
read
transaction,
both
the
and
the
PHY
shall
O
1
W
O
W
O
W
W
.C
Y.C
Wbit
.TW
in a high-impedance
for the first
bit time of the
turnaround.
shall
during
WW
.TWdrive a zero
100
00YThe PHY
0Y.C
WW .10state
M
.
.TW
1
M
.
O
W
M
O
W
W of theYturnaround
the second bitW
time
.CO .TofWa read transaction.
WW .100Y.C M.T
WW .100Y.C M.TW
0
Ware the 16
0
1
DATA
Data. These
bits
of
data.
W
OM
WW 00Y.CO
W.
.CO .TW
W
C
.
Y
W
W
W
0
Y
W
IDLE
Idle Condition.
Not
truly
part
of
the
management
frame.
This
is
a
high
impedance
state.
Electrically,
the.1
0
0
W
.T
0
.1
W
M
.1will
OM
W
O
W
W
C
.
W
PHYs pull-up resistor
pull
the
MDIO
line
to
a
logical
1.
C
W
Y
W
W
W
WW .100Y.
M.T
.100
M.T
O
W
O
W
C
.
W
W
Y
W
WW .100Y.C M.TW
M.T
.100
O
W
O
W
C
.
15
W
Y.C
WW .100Y
WW PHYceiver
M.T
.100
W
O
W
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
WW 00Y.CO .TW
W
W
T
.
7.2. Auto-Negotiation
OM
W.1Detection
OM and Parallel
W
C
.
Y.C
W
0
Y
W
.TW
0
0
T
.
Mfor
.1
The RTL8201CL supports
clause 28 Auto-negotiation
operation with other transceivers
M
.10 IEEEO802.3u
O
W
W
C
.
W
W
.C RTL8201CL
Y
W
0
W
T
.
0
WW .100YThe
T
supporting auto-negotiation.
can
auto
detect
the
link
partners
abilities and determine
.
1
M
.
M
O
W
O
W
C
.
W
C
W
.
Y
the highest
possible
between
the
W
W
.T If the link partner does not
W speed/duplex
WW .1configuration
00Y
.100two devices.
M.T
OMmode and enter parallel detection
W
M.T auto-negotiation,
O
W
C
.
O
W
support
then
the
RTL8201CL
will
enable
half
duplex
C
Y
.C
W
.TW
W
WW .100Y.
.TW
100 Pulse)
Mand
.Link
.T
00Y mode.
M
O
1
W
M
.
The
RTL8201CL
will
default
to
transmit
FLP
(Fast
wait for the link partner to
O
W
C
.
O
W
W
C
W
WW .100Y
.Twill
Wthe RTL8201CL
0Y.C FLP,
Y.respond.
WW .receives
Tthen
.
0
0
T
M
.
1
0
If
the
auto-negotiation
process
go on. If it receives NLP
M
.1
W
OM
WW 00Y.CO .TW
.CO .TW
W
C
.
Y
W
W W 00Y
W
0
W
(Normal
will change to 10Mbps
half
0
T Pulse), then the.1RTL8201CL
M duplex mode. If it receives a
.Link
W.1 and
OM
W
.CO .TW
OM IDLE pattern, itWwill
W
W.1 100Mbps
C
.
Y
C
W
.
0
Y
W
W
change
to
100Mbps
and
half
duplex
mode.
W
0
W
.T
00
W
.T
00Y
W.1 Y.COM W
W.1 Y.COM W
OM auto-negotiationWmode
W
W.1 ToYenable
C
.
W
W
operation
on
the
RTL8201CL,
pull
Enable)
.T
W
.T
W
M(Auto-Negotiation
.100the ANE
.TW
100
00
M
.
O
1
W
M
.
O
W
C
.
O
W pin high. The SPEED and W
C will
set the ability
register.
W
Yof the auto-negotiation
Y.pins
WW content
W DUPLEX
.TW
WW .100Y.C M.TW
M.T
.100
100
M
.
O
W
O
W
Auto-negotiation
mode
can
be
externally
disabled
by
pulling
the
ANE
pin
low.
In
this
case,
the
SPEED
C
W
W
W
.CO .TW
Y.C
WW .100Y.
TW
.
0
Y
W
T
.
0
0
WW pin
M
1
0
M
. mediaOconfiguration
DUPLEX
pin will changeWthe
of theW
RTL8201CL.
O
W
M
W.1 and
W
W
.CO .TW
0Y.C M.TW
Y.C
W
0
0
Y
W
T
.
1
0
0
WW Below
.
0 is a list
M
.1of the ANE/SPEED/DUPLEX
O operation in Fiber or
Wpins and their
M of all configurations
W.1 Y
WW 00Y.CO .TW
.CO .TW
WW .100Y.C M.TW
W
0
WW UTP
mode.
0
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
0
W
.1
W.1 Y.COM W
M.T
.10
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
100
M.TInterface Mode
.Type
OM
W.1 toYMAC
M.T the Medium
O
W
C
7.2.1.
Setting
and
.
O
W
W
C
.
W
W
.TW
W
.TW
100
00Y
WW .100Y.C M.TW
M
.
1
M
.
O
W
O
O
W to0MAC
W
Table 22. Setting
the Medium
Y.C
WW
W Interface
Y.C Type.Tand
WMode
.TW
1 0
00Mode
0Y.C MII/SNIB
WW
M
.
.TW (Pin 44) WOperation
1
024)
M
.
O
1
W
FX (Pin
M
.
O
W
WW 00Y.CO .TW
WW .100Y.C M.TW
W
WW L .100Y.C M.THW
UTP mode
and MII interface.
1
M
.
W
O
WW 00Y.CO .TW
W
.CO
Wmode
C
W
.
Y
W
W
L
L
UTP
and
SNI
interface.
W
0
Y
W
T
.
0
W
M
.1
.T
00
OM
W.1and MII
HW.1
FiberW
mode
OM X
WW 00Y.CO .TW
.Cinterface.
C
W
.
Y
W
W
W
0
Y
W
T
.
0
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
7.2.2.W UTP
ModeMand
W
.T
00
.T MII Interface
W.1 Y.COM W
.100
W.1 Y.COM W
O
W
W
W
C
.
W
.T
WUTP Mode
.T
Interface
WW .100Y
.100
.TW Table 23.
100 and MII
M
.
OM
W
M
O
W
C
.
O
W
W
C
W
.
Y
W
C
. DUPLEX
Y
ANEWW SPEED
Operation
W
W
.TW
M.T
.100
.TW
100
00Y
M
.
O
1
W
M
.
O
W
(Pin 37) WW
(Pin 39) .CO(Pin 38)
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.TW Auto-negotiation
00Y
O or
1
enabled.
The
ability
field
does
not support
W 100Mbps
M
.
O
W
O L
WL
H
W
Y.C
WW .100Y.C M.TW
0
WW
T
mode .operation.
.
0
WW .100Y.C M.TW full duplex
1
O
OM
O
WW 100Mbps
W
W
Y.C
WWenabled.
Auto-negotiation
The
ability
field does not
W
0
Y.C
Wsupport
0
0
T
.
H
1
0
WW L .100Y.C HM.TW operation.W
M.T
.
1
M
.
O
W
O
W
C
.
O
W
W
W
W does notW
0Y
Y.C
WW enabled.
.Tfield
WW .100Y.C M.TWAuto-negotiation
supportWfull
M.T
.10duplex
100 The ability
M
.
O
O
H
HW
L
W
C
O
mode operation.
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
Default setup, auto-negotiation
supports 10BaseO
W
.Cenabled..TThe
Y.C
W RTL8201CL
WW
H
.TW
WW
100
00Y mode
WHW .100Y.HC M.TTW
M
.
/100Base-TX,
half/full
duplex
operation.
1
M
.
O
W
O
W
Y.C
WW 0Forces
WW .and
WW 00Y.CO Auto-negotiation
into 10Base-T
W
00half
0Y.Cthe RTL8201CL
Wdisabled.
TW
.
1
W
T
M.T
.
1
L
L
L
M
.
O
1
W
M
.
O
W
C
.
O
duplex
mode.
W
W
W
Y.C
WW .100Y
W
.TW into 10Base-T
WW .100Y.C M
M.T
.TW
100 theO
M
.
Auto-negotiation
disabled.
Forces
RTL8201CL
and
full
O
W
W
C
O
W H
L
L
W
WW .100Y.
WW .100Y.C M.TW
WW .100Y.C duplex
M.T
.TWmode.
O
W
M
O
W
OAuto-negotiation disabled.
W
the.C
RTL8201CL
Y.C
WW and.half
.TW
W
WW Forces
L
H WW
L00Y.C
.TWinto 100Base-TX
100
00Y
M
.Tmode.
1
M
.
O
1
W
duplex
M
.
W
.C
.CO .TW
WWand full
WW 00Y.CO
W
00Y
0YRTL8201CL
WWForces
Auto-negotiation
disabled.
the
into 100Base-TX
1
0
W
T
M.T
.
.
1
M
.
O
1
W
M
L
H
H.
O
W
C
.
O
W
W
Y
mode.
W
WW .100Y.C M.TW
WW .100Y.Cduplex
.100
.TW
W
M
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
16
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W Interface
WW .100Y.C M.TW
T
7.2.3. UTP Mode and
SNI
.
M
O
W
.CO .TW
Y
WW .100Y.C M.TW
0
SNI interface to MACW(only
in
10Base-T
when
the
SNI
interface
is enabled)
M
.10 operates
O
WW 00Y.CO .TW
W
W
WW .100Y.C Table
T
.
1 Interface
M
and
W.SNI
OM 24. UTP Mode W
W
.CO .TW
C
.
Y
W
W
0
Y
W
0
W
T
.Operation
SPEED
DUPLEX
00
TW
.ANE
W.1 Y.COM W
OM
W.1 (PinY38)
OM(Pin 37)
W
C
.
W
C
(Pin
39)
W
.
W
W
.T
M.T
.100
.TW
100L
00Y
M
.
O
1
W
M
.
O
W
C
X
X
The
duplex
pin
is
pulled
low
to
support
the 10Base-T
half duplex function.
.
O
W
W
WW .100Y
.Tmode
W
Y.C
WW .100Y.C M
TW half duplex
.
0
T
M
.
0
10Base-T
is
the
specified
default
in
W
M
.1
W
.CO .TW the SNI interface.
W
.CO The .RTL8201CL
Yduplex
W
0
Y
W
WW 00Y.CO X .TW
X WW
H
also
supports
full
in SNI mode. The duplex pin is
0
0
T
M high to support 10Base-T
.10
OMfunction.
W.1 fullYduplex
M
.1
O
W
C
.
O
W
pulled
W
C
.
W
.TW
WW .100Y
.TW
100
WW .100Y.C M.TW
M
.
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
W MII
O Fiber ModeW
WW 00Y.CO .TW
W 7.2.4.
.CO
C
W
.
and
Interface
Y
W
W
W
0
Y
W
T
.
0
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
0
W
T
. when Fiber modeWis
The
W
MANE (Auto-Negotiation
.1 enabled.
.T only supportsW100Base-FX
.10
.100 RTL8201CL
OM
.CO .TW
OM
Wenabled.
WEnable)
C
.
Y
W
C
W
.
0
Y
W
W
and
SPEED
configuration
is
ignored
when
Fiber
mode
is
W
0
0
Y
W
.T
0
W
.T
00
W.1 Y.COM W
W.1 Y.COM W
W
W.1 Y.COM W
W
W
W
0 FiberMMode
W Table
.T and MII Interface
W
M.T
.100
.T
00
.1025.
O
W
MSPEED
.1ANE
O
W
C
.
O
W
W
W
.C
DUPLEX
Y
W
W
Y.C
WW .1Operation
.TW
00Y
WW (Pin
M.T
.100
.T39)
0037)
M
O
1
W
M
.
(Pin
(Pin
38)
O
W
C
.
O
W
W
W
W
Y.C pin is.Tpulled
WW .100Y
WW .1X00Y.C MX.TW
M.T
HW
The
high to supportW100Base-FX
full
duplex function.
100duplex O
M
.
O
W
C
O X
W
Y. half duplex
WW 100Base-FX
L WW The 0duplex
is .pulled
.TW function.
0Y.C pinM
TW low to support
100
WW X.100Y.C M
M
.
.TW
1
.
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
7.3.
Control
Support
WW 00Y.CO .TW
WFlow
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.T
00
M
.1
W.1MII Y
.CO to
OM flow control indications.
Wthe
W.1 Y.supports
CO MAC
The RTL8201CL
can program
register
to
W
WW 00Y.The
C
W
0
W
W
.Tindicate
W
0
W
T
.
1
0
W
M
.
.T is supported. When
1
0flow
M
.
O
1
W
M
.
O
the PHY that
control
the
MAC
supports
the
Flow
Control
mechanism,
setting
WW 00Y.C
WW .100Y.C M.TW
WW 00Y.CO .TW
WMDC/MDIO
.TW
1
M
.
bit 10Wof the
ANAR
register
using
the
SMI
interface,
then
the
RTL8201CL
O will add the
1
M
.
O
WW
W
W
Y.C
WW 00Y.CO .TW
.C
0
W
W
0
Y
W
1
0
ability W
toWits NWay
ability.
If
the
Link
partner
also
supports
Flow
Control,
then
the
RTL8201CL
can
T
M.T
.
.
1
0
M
.
O
1
W
M
.
O
W
C
.
O
W
W
C
W
.
Y
W
C
W
.
0
Y
W Link00partners
.T
recognize
NWay
by examining
(register.15).
W abilityW
0
Y
T ANLPARW
Wthe
M.of
.100 bitO10
OM
W
M.T
.1
W
C
.
O
W
W
C
W
.
Y
W
C
Y
W
W
.TW
WW .100Y.
M.T
.100
.TW
100
M
.
O
W
M
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM W
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
.T
W
00
W
.T
WW .100Y
.100
W.1 Y.COM W
M.T
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
.T
WW .100Y
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
Y
W
W
WW .100Y.
WW .100Y.C M.TW
M.T
.100
M.T
O
W
O
W
C
.
O
W
W
Y
W
WW .100Y.C M.TW
WW .100Y.C M.TW
.100
W
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
17
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
WW 00Y.CO .TW
W
W
T
.
1
7.4. Hardware Configuration
and
OM
W.Auto-Negotiation
OM
W
C
.
Y.C
W
0
Y
W
.TW
0
0
T
.
Mthe
.1 and set
This section describesWmethods
to
configure the RTL8201CL
auto-negotiation mode. Table 26
M
.10
O
W
O
C
.
W
W
Y
W and00their
W
0
Y.C settings.
W
T
.
0
Wpins
T
shows the various
.
1
M
.
1
M
.
O
W
O
W
.C
Y.C
W
WW Mode
.TW
WW .100YTable
.TAuto-Negotiation
26.
100Pin Settings
M
.
.TW
M
O
W
M
O
W
O
Name
Description
WW .100Y.C M.TW
W
Y.C Pin.T
WW .100Y.C M.TW
0
0
O
1
M
Set high
to isolateYthe
RTL8201CL
from theW
MAC.
OIsolate
WWThis00will
W.
Wthe MDC/MDIO
.CO
Y.Calso isolate
WW
C
W
.
.T(see
W
0
Y
W
T
.
1
0
0
T
M
.
.
1
0
management
interface.
In
this
mode,
power
consumption
is
minimum
M
.
W
M
.1
O
W
.CO .TW7.7 Power Down, Link
W20).
.Cand
Y
W
0
Y
W
WW 00Y.CO .TW
Down,
Power Saving,
Isolation
Modes,
page
0
0
WW
T
.
.1
.10
OM
OM into repeater mode.
OM
WW
W.1 Y.C
C
RPTR
Pull highW
toW
set the RTL8201CL
This pin0Y
is.C
pulled low
by default (see
.
W
Y
W
W
.TW
W
W
.T 22.
10
00Operation,
W
M
.
.T
1
00
M
.
7.9
Repeater
Mode
page
O
1
W
M
.
O
W
W
W
W
Y.C low by
Wset
.CO .TW Pull high
WThis
00pulled
0Y.C M.into
Wto
TWLDPS mode.
the
RTL8201CL
pin.1is
0
WW .100YLDPS
M.T default (see 7.7 Power
1
.
O
W
M
O
W
C
.
O
W
Down, LinkW
Down, Power
and
20).
Y
WIsolation Modes,
Y.CSaving,.T
WW page
TW
Y.C
WW .100MII/SNIB
M.mode
.10is0the default
.TW Pull highW
100
M
.
O
W
M
to
set
RTL8201CL
into
MII
mode
operation,
which
O
W
C
O
W
Wfor the RTL8201.
W into SNI
0Y. When
Y.Cthe RTL8201CL
WW
T
.
0
WWlow .will
T
.
1
00set
WW .100Y.C M.TWThis pin pulled
mode
operation.
set
to SNI mode, the
M
.
1
M
O
.Cpage
O
WW Interface,
W
CO (see
W
Y
WW
C
RTL8201CLWwill
operate0atY.10Mbps
7.6
Serial
Network
20).
W
.
0
W
T
W
.
W
0
Y
.T
1
0
W
.T
00
OMlow to disable autoW.(default).
OMto enable auto-negotiation
W.1 Pull
Enable.
high
.CPull
W
W.1ANEY.COM Auto-Negotiation
C
W
.
Y
W
W
0
Y
W
W
W
W
.T
00 parallel M
W
M.T and Parallel
.10Auto-Negotiation
detection
mechanism (seeW
7.2
.1the
O
M.Tnegotiation and activate
.100
O
W
C
.
O
W
W
W
Y
W
W
pageW
16).
0Y.C M.TW
WW .100Y.C M.Detection,
TW
M.T
.100
10the
.
O
W
O
W
C
SPEED
When
ANE
is
pulled
high,
ability
to
adjust
speed
is
setup.
When
ANE
is
pulled
low,
pin
.
O
W
.C
W
WW .100Y
.TWpull thisand
WWoperation
00Yand highMto.Tforce
WW .100Y.C Mlow
M
.TW
1
to force 10Mbps
100Mbps
operation
(see
7.2
Auto-Negotiation
.
O
W
O
W
O Parallel Detection, page
W
WW .100Y.C M.TW
WW 16)..100Y.C M.TW
WW .100Y.C M
.TW
O ANE is pulled
W be setup.
O
O When ANE is pulled high,
W
DUPLEX
pinWwill
WWthe ability
W DUPLEXW
0Y.CWhen
Y.Cto adjust.Tthe
.TW
W
0
0
W
1
0
WW .100Y.C low,
T
M
.
.
1
M
.
pull
this
pin
low
to
force
half
duplex
and
high
to
force
full
duplex
operation
(see
7.2 AutoO
W
M
W
O
W
W
W
.CO16). .TW
Y.C
W
0
Y
W
W
0
0
W
and
Parallel
Detection,
page
1
0
WW .100Y.C Negotiation
T
M.T
.
.
1
M
.
O
W
M
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
.1
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
.T
W
WW .100Y.C M.TW
.100
M.T
.100
OM
W
O
W
C
.
O
W
W
C
Y
W
W
.TW
WW .100Y.
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .T
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
W
.T
WW .100Y
.100
.TW
100
M
.
W
M
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
18
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W
WW .100Y.C M.TW
T
.
M
O
W
7.5. LED and PHY
Configuration
.COAddress
Y
WW .100Y.C M.TW
0
.TW
0
1
M
.
W
O
CO areTduplexed
In order to reduce W
theWpin count
RTL8201CL,
with the PHY address
W
0Y.pins
Y.C on the
WWthe .LED
. W
0
0
W
T
.
1
0
M
1
M
.
O
pins. Because the PHYAD
strap
options
share
the
LED
output
pins,
the
external
combinations
required
W
O
W
W
W
0Y.Ccontention.
Y.C be considered
W
TW Specifically, when the LED
.
0
0
WW usage
T
.
1
0
M
.
forM
strapping
and LED
must
in
order
to
avoid
.TW
M
.1
O
WW 00Y.CO .TW
CO
.directly,
WW LEDs
W
.Coutputs
Y
W
W
0
are
used
to
drive
the
active
state
of each
output driver is dependent on the logic
Y
W
T
.
0
0
T
.
0
M
W.1 Y.COM W
W.1 Y.COPHYAD
OMsampled by the corresponding
W
W.1 Y.level
W
C
input
upon
power-up/reset.
For example, as Figure 5 (leftW
W
W
.T
M.T
.100
.TW
100
00
M
.
O
1
W
M
.
O
W
C
side)
if a given W
PHYAD Yinput
pulled
then
output will be
.C is .resistively
Y. the corresponding
.CO shows,
WW high
W W 00Y
.TW
W
TW
100see that
00
M
.
.TW
1
M
.
O
1
W
M
.
configured
as
an
active
low
driver.
On
the
right
side,
we
can
if
a
given
PHYAD
input is
O
O
W
WW 00Y.C
W
WW .100Y.C M.TW
W
Y.C
W
T
.
WW .100resistively
T
.
the
as an active high driver. The PHY
.1
OM output will be configured
Wcorresponding
OM pulled low thenW
WW 00Y.CO .TW
W
.C
W
Y
W
W
0
W
T
.
pins
should
not
be
connected
to
GND
or
VCC
directly,
1
0
0Y.C configuration
WW .10address
T
OMbut must be pulled high or
W.
M.
W.1 Y.COM W
C
.
O
W
W
W
Y
W
C
.
0
resistor (exW5.1K).
are needed,
of the LED path
.Tindications W
WW .low
M.T
.10 the components
.aTW
100If no LED
00Ythrough
M
.
O
1
W
M
O
W
C
.
O
W
W
C
(LED+510)
can
be
removed.
W
.
Y
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
W
.T
0Y
W
WW .100Y.C M.TW
.100
M.T
.10VCC
OM
W
O
W
C
.
O
W
W
C
W
Y
W
W
WW .100Y.
WW .100Y.C M.TW
M.T
.100
M.T
O
W
O
W
C
.
O
W
W
W
LED
Y
W
WW .100Y.C M.TW PAD[0:4]/
WW .100Y.C M.TW
M.T
.100
O
W
LED[0:4]
O
LED
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W ohm00Y.C 510
W
5.1K
ohm
W
.TW
WW .100Y.C M.TW
1
WW .100Y.C M.TW
M
.
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W 510Y.ohm
WW 00Y.CO .TW
C
W
W
5.1K
ohm
W
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
PAD[0:4]/
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
LED[0:4]
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM W
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
.T
W
.T
WW .100Y
.100
.TW
100
M
.
OM
W
M
O
W
C
.
O
W
W
C
PHY
Address[:]
=
Logical
1
PHY
Address[:]
=
Logical
0
W
.
Y
W
C
Y
W
W
.TW
WW .100Y.
M.T
.100
.TW
100
M
.
O
W
M
O
W
O
W LED Indication
= Active W
low
LED
= Active
High 00Y.C
.C Indication
W
WW
.TW
.TW
1
00Y
WW .100Y.C M.TW
M
.
1
M
.
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
WAddress Configuration
OFigure 5. LED and PHY
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
Definitions
WW 00Y.CO .TW
W.1 Y.COM WTable 27. LED
.CO .TW
WW
Y
W
W
0
W
0
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1LED Y.COM W LED Definitions
W
W
W
.T
LED0
Link W
00
W
.T
W.1 Y.COM W
.100
W.1 Y.COM W
OM
W
WLED1
W
C
Full
Duplex
.
W
W
.T
W
M.T
.100
.TW [CL LED W
100
00Y
M
.
O
1
W
M
.
O
W
LED2
Mode]10-Activity
C
.
O
W
W
.C
WW .100Y
WW .100Y.C M.TW
WW LED3
M.T
.TW[CL LED Mode]Fiber/100-Activity
00Y
O
1
W
M
.
O
W
C
O
W
W
Y.C
WW .100Y.
Collision WW
.TW
WWLED4.100Y.C M.TW
M.T
100
M
.
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.T
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
0
W
.1
W.1
M.T
.10
OM
W
O
W
W
C
.
W
C
W
Y
W
W
W
WW .100Y.
M.T
.100
M.T
O
W
O
W
C
.
W
W
Y
W
WW .100Y.C M.TW
M.T
.100
O
W
O
W
C
.
19
W
Y.C
WW .100Y
WW PHYceiver
M.T
.100
W
O
W
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
WW 00Y.CO .TW
W
W
T
.
1
7.6. Serial Network
OM
OMInterface WW.
C
W
.
Y.C
W
0
Y
W
0
0
T
.
M.Tto operate with legacy MACs or
.1 interface
The RTL8201CL also
the
serial
10
M traditional 7-wire
.supports
O
W
O
W
C
.
.C
W of operation,
WW .1pull
.TW pin low. By doing so, the
00Ythe MII/SNIB
WWTo setup
embedded systems.
.Tmode
00Y for this
M
1
M
.
O
W
O
.C
W
W the RTL8201CL will set
WW the00setup
RTL8201CL
will W
ignore
SPEED
Y.C of the
.Tmode,
00Y In this
.TWANE andW
1pins.
M
.
.TW
1
M
.
O
W
M
Ohalf-duplex mode. W
W
.C
O default operation to
the
10Mbps and
W
W
W
00Y
Y.C
WW .100Y.C M.TW
1
0
T
M.T
.
.
0
O
1
W
M
.
O
W
C
.
O
W
TheW
RTL8201CLW
also supports
modeW
operation
ifYthe DUPLEX
W
W pin has been pulled high.
C
.Note:
Y.C full-duplex
W
.TW
M.T
.100
.T
100
00Y
M
.
O
1
W
M
.
O
W
C
.
W 10Mbps transmit and
.C
Wa 10Mbps
This
consistsWof
and receive
clock 1generated
by.TPHY,
.COinterface
WW
W W 00Y
00Y
.TW
00Y transmit
M
.
.TW
1
M
.
O
1
W
M
.
O
W
O serial data, transmit
receive
enable, collision detect, and carry
signals.
W
Y.C
WW sense
.TW
WW .100Y.C M.TW
100
WW .100Y.C M.TW
M
.
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
M
Power
Down,WLink
Power Saving,
100
M.T
W.1 YDown,
CO Isolation
O
WW 00Y.and
W.7.7.
W
.CO .TW
C
.
W
W
W
0
Y
W
W
M.T
.1
.T
10
00
M
.
O
1
W
M
.
O
W
Modes
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
The RTL8201CL
offers four types
describes how to
W
Y.C section
WW of00Power
W mode operation.
.CO .TW
Y.C Saving
WW .100This
.TW
Y
W
T
.
0
WW implement
M
1
0
M
.
O
1
W
each
mode.
The
first
three
modes
are
configured
through
software,
and
the
OM
W
W.
W fourth through
Y.C
WW 00Y.CO .TW
C
.
0
W
T
W
.
W
0
Y
W
1
0
W hardware.
M
.
.T
0
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
Table W
28.
M Mode Pin Settings
.1Power Saving
WW 00Y.CO .TW
W.1 Y.COM W
CO
.
W
W
Y
W
W
0
W
T
Description
W Mode
M
.1
.T
10
00
M.
Othe
W.to
.CInOanalog
WW off0state.
W.1 OffY.COM
C
.
Y
W
Analog
SettingW
bit 11 of register
17
1
will
put
RTL8201CL
into
analog
off state,
W
0
Y
W
W
.TW
W
.T
1
00
W
T
M
.
.
1
00
M
.
O
1
W
M
.
O
the
RTL8201CL
will
power
down
all
analog
functions
such
as
transmit,
receive,
PLL,
etc.
However,
W
C
.
O
W
W
C
W
.
W
W Digital.1functions
.Tmode
00Y in M
WW oscillator
.Tpowered
00Ywill notMbe
WW .100Y.C theM
internal
down.
this
are
.TW 25MHz crystal
1
.
O
O available, which allows
WW 00Y.C
W
W
.CO
WW
C
W
.
still
reacquisition
of
analog
functions
Y
W
T
W
.
W
0
Y
W
T
.
W
M
.1
.T
10
00 Setting
LDPS W.1
toW
1,. or pulling
theMLDPSWpin high will put
the RTL8201CL
.CO into.TLDPS
OM bit 12 of register 17W
WW
W
.CO
Y
C
.
0
Y
W
W
W
0
0
Y
W
T
. the RTL8201CL willW
1 the linkOstatus
0 LDPS mode,
W
M
.
.T Power Saving) mode.
1
00 (Link M
Down
In
detect
to
M
.
1
.
O
W
.C
O whether or not to turnW
WFLP or0100Mbps
W
C
W
.
Y
C
W
.
0
Y
W
T
W
decide
off
the
transmit
function.
If
the
link
is
off,
.
W
W
.T
1
00
W
M
.
.T
1
00Y
M
.
O
1
W
M
.
O
W
.C be .TW
IDLE/10Mbps
NLP will not be
transmitted.
However,
some signals W
similar
O
W to NLP
W
0Ywill
W the receiver
0transmit
0Y.Csignals,
Y.C
WW
TitW
.
1
0
WW .100transmitted.
T
M or
.
.
1
Once
detects
leveled
will
stop
the
signal
and
FLP
M
.
W
O
CO
OM
W when0the
W 100Mbps
.C
Y.link
WWThis00can
C
W
.
0
Y
W
W
.TW
IDLE/10Mbps
NLP
again.
cut
power
used
by
60%~80%
is
down.
W
Y
W
T
.
1
W
M
.
.T
1
00
M
.
O
1
W
M
.
O
W
C
O 11 of register 0 to 1 puts
W Setting
PWD
W
Y.maximum
W down mode.
.Cbit
WW This.1is00the
0Y.C into
WW the RTL8201CL
Tpower
.In
WW .1power
M.Toff
.TWwhile the RTL8201CL
10is
00Y savingMmode
M
.
still
alive.
PWD
mode,
the
RTL8201CL
will
turn
O
W
O
W
O
W
W
W
.C
Y.C
WTherefore,
W
WW
except
the MDC/MDIO
.TW interface.
100if the OM.T
00Y management
0Y.C M.Tfunctions
WW all
.
1
0analog/digital
M
.
1
W
.
O to recall the PHY, it W
.C
WRTL8201CL
andWthe MAC
wants
Ythe
.COis put.Tinto
W must create
.TW
W PWD mode
0Y.C
WW
.TW
100
0software).
WW MDC/MDIO
.
1
00Y
M
.
OM
1
timing
by
itself
(this
is
done
by
W
M
.
O
W
C
.
O
W
W
C
W
Y
W
.C
W modes.
0Y. configured
Wprevious
.TW power saving
Isolation WW This1mode
from the three
M.T
.100This mode
.TW
10software
00Y is different
M
.
O
W
M
.
O
W
C
.
O
W
W
configured
pin 43. Setting
high
the RTL8201CL
Media
WWfrom.1the
00Y
0Y.Cwill isolate
WW pin 43
.TW
0Y.Cby hardware
WWis
M.T
.TW and the MDC/MDIO
10management
0Controller
M
.
O
1
W
M
.
Access
(MAC)
interface.
In
this
mode,
power
O
W
C
W
.CO .TW
WW .100Y.
.TW
WW .100Y.C M.TW
WW
consumption
M
00Yis minimal.
O
1
W
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
7.8. Media W
Interface
WW .100Y.C M.TW
WW 00Y.CO .TW
WW .100Y.C M.TW
O
W
M
.1
WW 00Y.CO .TW
WW .100Y.C M.TW
WW 00Y.CO .TW
W
W
1
7.8.1. 100Base-TX
O
W
OM
W.
OM
W.1
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
100Base-TX Transmit Function
W
O
W
WW .100Y.C M.T
WW .100Y.C M.TW
WW .100Y.C M.TW
O
Transmit data in 4-bit nibblesW(TXD[3:0])
is transformed
symbol
W
O clocked at 25MHzW(TXC)
WW code
.CO .TW into 5B W
Y.C
C
.
0
Y
W
W
0
0
Y
W
1
0
0
W
.
.T
.1
(4B/5B encoding). Scrambling,
125MHz,
andMNRZ to NRZI then
10
OMand conversion to
WWtakes
W.serializing,
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W NRZI.1signal
place. After this process, the
is passed
encoder,
thenMto the transmit line driver.
.T to the MLT-3 W
00
.1
OM
W
.CO .TW
W
C
.
Y
W
W
0
Y
W
0
W
.T
.100
W.1 Y.COM
OM
W
W
C
.
W
PHYceiver
20
W
Y
W
W
.100
M.T
.100
W
O
W
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
.COdata.Tpattern,
WW 00Ythe
W
The transmitter will first assert TXEN.
transmitting
it will send a /J/K/ symbol
W Before W
T
.
1
M
.
M
O
W
O
C
(Start-of-frame delimiter), Ythe
andWfinally
a /T/R/
symbol
W
W known as the End-Of-Frame
.C data .Tsymbol,
Y.
W
Ma.TPHY register setting (see Table 1,
.100
M
.100the scramble
O
W
delimiter. The 4B/5B
and
process
can
be
bypassed
via
O
W
C
W
.C
WW .100Y.
.Tscrambler
WW 24)..1For
.TW performance,
00Y betterMEMI
M
page 4, Pin number
the
seed
of
the
is based on the PHY
O
W
O
W
.C
W
C
W
.
Y
W
W
0
Y
W
T
.
0
W
address.
.Teach RTL8201CL
00
Mdifferent scrambler seeds and so
.TWIn a hub/switch
.1environment,
W.1will Yhave
OM
W
.CO .TW
OM the output of the
W
C
.
W
C
W
.
0
spread
MLT-3
signals.
Y
W
0
W
.T
00
.TW
00Y
W.1 Y.COM W
W.1 Y.COM W
W
W.1 Y.COM W
W
W
.T
00
W
.T
.100
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
.
Y
W
W
100Base-TX
Function
.T
W ReceiveW
00
Y
M.T
.100
W.1 Y.COM W
M.T
.100
O
W
O
W
W
C
.
W
W
0
Y by the.Tadaptive
W
compensated
equalizer
to
up for
.T signal loss due to cable
Y.C received
WW .100The
.10make
.TWsignal isW
M
.100
OM
W
M
O
W
C
.
O
W
W
C
W
attenuation and Inter Symbol
(ISI).
Correction
monitors
the process and
Y
Y.
WW Interference
.TW BaselineWWander
WW .100Y.C M.TW
M.T
.100
1to00the process
M
.
O
W
O
W
C
dynamically
applies
corrections
of
signal
equalization.
The
PLL
then
recovers
the timing
.
O
W
W
WW .100Y
.TW
W
0Y.C M.TW
Y.C
W
0
0
WW .information
T
M
.
1
0
.
and
theCO
receive clock. With this,
is sampled to form
W the received
Wfrom Y
.CO signal
W 1 Y.COMfromWthe signals W
.
W
WW .100Y
TWserial to parallel and
.
0
W
T
.
0
0
WW NRZI
T
M
data.
The
next
steps
are
the
NRZI
to
NRZ
process,
unscrambling
of
the
data,
.
1
0
M
.
O
W
OM
W.1 4B
.CO
WWof the
Wthe MII interface.
.Cconversion,
Y
WW .100Y.C M.TW
W
and
passing
4B
nibble
to
0
Y
W
T
.
0
0
WW 5B.1to
T
.
0
O
W
OM
W.1
OM
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
0
W 7.8.2.
.1
Fiber
Mode
Operation
W.1 Y.COM W
M.T
.10 100Base-FX
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.10as0 100Base-FX
OM
W.1configuration.
M.Tcan be configured
O
W
C
The
RTL8201CL
via
hardware
The hardware
.
O
W
W
C
.
Y
W
.C
W
.TW
.TAWscramblerWis notWrequired
100
00Ysettings.
W
TW priorityWover NWay
M
.
.takes
1
00Y setting
M
.
O
1
100Base-FX
in
100Base-FX.
M
.
O
W
WW .100Y.C M.TW
WW 00Y.CO .TW
WW .100Y.C M.TW
W
O
1
W
M
.
100Base-FX
Transmit Function
O
W
WW .100Y.C M.TW
WW 00Y.CO .TW
WW .100Y.C M.TW
W
O
W
M
Di-bits W
of.1TXD are
as 100Base-TX
a scramblerWbefore
the
Instead
Oprocessed
.COwithout
Y.CNRZI .stage.
WW 0except
C
W
.
0
Y
W
TW
W
W
0
0
Y
W
T
.
1
0
T
M
.
.
1
0
of W
converting
to
MLT-3
signals,
as
in
100Base-TX,
the
serial
data
stream
is
driven
out
as
NRZI
PECL
M
.
W
WW 00Y.CO .TW
W.1 Y.COM W
.CO .TW
W
Y
W
W
0
W
signals,
the fiber
form.
0
0
W which
M
.1
.T transceiver in differential-pairs
0enter
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
100Base-FX
Receive
Function
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
00 from the.Tfiber transceiver and
W is received
The signal
through
inputs
to the
M
Opassed
W.1directly
M.T PECL receiver
.100
W.1 Y.COM W
C
.
O
W
W
W
Y
W
C
.
0
.T
clock recovery
isWbypassed
W recovery.
0 in 100Base-FX.
Y for data/clock
W The.1scrambler/de-scrambler
.T
00
WW circuit
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
W
.T
W
Y.C
W
.100
M.T
.100
7.8.3. W
10Base-T
OM
W
M.T
.100 TX/RX
O
W
C
.
O
W
W
C
Y
W
W
.TW
WW .100Y.
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
10Base-T Transmit
Function
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
Transmit data inW4-bit
nibbles
(TXD[3:0])
clocked
at
2.5MHz
(TXC)
is
first
fed
to
a
parallel-to-serial
.
O
W
W
WW .100Y
W
Y.C
WW .100Y.C M.TW
M.T
.Tsignal
O
converter, thenWthe W
10Mbps
NRZ
is
sent
to
a
Manchester
encoder.
The
Manchester
encoder
W
M
.100
O
W
C
O
W
Y.
W
W the TP W
.TW
W
0Y.Cstream
Y.C into .aTManchester
WEncoded
.Tfor
100and adds
0data
WW NRZ
M
.
converts the 10Mbps
transmitter
a
1
00data
M
.
O
1
W
M
.
O
W
W at the
.C
Y.C data .TW
W Finally,
.CO
WWthe encoded
W packet W
Start of Idle pulse
(SOI)
asW
specified
802.3.
.T
100
00Yin IEEE
WW
M
.
1
00Y endMof.Tthe
M
.
1
W
.
O and then transmitted.
W
.CO .TW
O
W
W
C
.
Y
W
C
stream is shaped by
a
bandlimited
filter
embedded
in
the
RTL8201CL
W
.
0
Y
W
W
W
0
Y
W
.T
W
.100
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
.
10Base-T Receive Function
Y
W
.T
W
00
W
.T
WW .100Y
.100
W.1 Y.COM W
M.T
OM
W
O
W
W
C
.
W
C
W the Manchester
In 10Base-T receive W
mode,
in W
the RTL8201CL
converts
Y
W
W the0Manchester
.T
W
00
0Y.
.1encoded
.Tdecoder
M.T
.100
OM
WNRZ
M
.1decoding
O
W
C
.
O
W
W
C
data stream into NRZ data
by
the
data
and
stripping
off
the
SOI
pulse.
Then
the
serial
data
.
Y
W
.TW
WW .100Y
.TW
100
WW .100Y.C M.TW
M
.
M
O
W
O
stream is converted to a parallel
W
O signal (RXD[0:3]).
W 4-bit nibble
WW .100Y.C M.T
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
0
W
.1
W.1
M.T
.10
OM
W
O
W
W
C
.
W
C
W
Y
W
W
W
WW .100Y.
M.T
.100
M.T
O
W
O
W
C
.
W
W
Y
W
WW .100Y.C M.TW
M.T
.100
O
W
O
W
C
.
21
W
Y.C
WW .100Y
WW PHYceiver
M.T
.100
W
O
W
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
WW 00Y.CO .TW
W
W
T
.
1
7.9. Repeater Mode
OM
OMOperation WW.
C
.
Y.C
W
0
Y
W
.TW
0
0
T
.
M
.1high, sets
Setting bit 15 of register
pin
the
RTL8201CL into repeater mode.
M pulling the RPTR
.1017 to 1,Oor
O
W
W
C
.
W
W a packet. In NIC mode, the
.C will
Y
W RTL8201CL
W
0
Y
W
T
.
0
0
Wthe
T
In repeater mode,
assert
CRS
high
only
when
receiving
.
1
0
M
.
1
M
.
O
W
O
W CRS
W
.C
Y.C
RTL8201CL
willWW
assert
both
receiving
packets. If using the
W when Wtransmitting
.TW
.T
100 and
00Y high
M
.
.TW
1
M
.
O
W
M
O
W
C
.
O
W
RTL8201CL
in
a
NIC
or
switch
application,
set
to
the
default
mode.
NIC/Switch
mode is the default
C
W
.TW
W
00Y
Y.C
WW .100Y.
TW
.
1
0
T
M
.
.
0
M
O
1
W 17 is set to 0.
setting
pin pulled O
low, or bit 15 of register
W
OM and has the RPTR
W.
WW .100Y.C M.TW
W
Y.C
WW .100Y.C M.TW
0
T
.
0
O
W
M
.1
O
W
WW .100Y.C M.TW
WW 00Y.CO .TW
WW .100Y.C M.TW
O
W
O
W
W.1 Y.COMReset,
W
Y.C Bias
WW .100Y.C M.TW
and
W
0
WWTransmit
T
.
0
WW .1007.10.
T
.
M
.1
O
OM
WW
W
W pulling the pin high.
.COthe .RESETB
Y.C10ms,.Tthen
WWby 0pulling
W
0
Y
W
W
RTL8201CL
can
be
reset
pin
low
for
about
0
0
W
T
1
0Y.C
WW .10The
T
M
.
.
1
M
.
O
W
M
O
W
C
.
O
W setting
W
W
Yit back .to
can.Calso beTreset
by setting
0. Reset will clear the
Y.Cregister
WW bit.115
.T0Wto 1, andWthen W
00of
WW .It
MT
.100
. W
00Y
M
O
1
M
O
W
C
re-initialize W
them. The
interfaceWwill
andW restart the autoW disconnect
W registers
Y.
.CO and.TW
Y.C media
W
.TW
WW negotiation/parallel
M.T
.100
100
00Y
M
.
O
1
W
M
detection
process.
.
O
W
O
W
WW .100Y.C M.TW
W
WW .100Y.C M.TW
0Y.C pin
WW The
.Tmust
0RTSET
O
1
be
pulled
low
by
a
2K
resister
with
1%
accuracy
establish
an accurate transmit
M
.
WW 0to
W
WW 00Y.CO .TW
.CO .TW
0Y.C M.TW
W
Y
W
1
0
WW bias.
.
transmit
its circuitry away from other clock
0This will affect the signal quality
M waveform. Keep
W.1of the
WW 00Y.CO .TW
W.1 Y.COM W
.CO interference.
W
W
Y
W
W
0
W
T
traces
and
transmit/receive
paths
to
avoid
signal
.
0
0
W
.1
W.1 Y.COM W
M.T
.10
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
.T
00
W
WW .100Y.C M.TW
M.T Conversion
.100 Voltage
OM
W.1 Circuit
O
7.11.
3.3V
Power
Supply
and
W
C
.
O
W
W
C
.
Y
W
.TW
WW .100Y
.TW
100
WW .100Y.C M.TW
M
.
M
O
W
O The core circuitWneeds toY.be
W
C powered
Ois fabricated in a W
The W
RTL8201CL
0.18m
process.
W
W
.TW by 1.8V,
W
00
0Y.C M.TW
Y.C
W
1
0
0
W
T
M
.
.
1
0
.
O
1
M
however,
DAC circuits
AW
regulator
in the
O power supply. W
W need Ya.C3.3V
.Cis embedded
W.the digital
CO IO Tand
W
.TW the 1.8V
W to 1.8V.
00Y devices,
0many commercial
WW
TW
.
1
0
0Y.convert
WW .10to
M
.
.
1
RTL8201CL
3.3V
As
with
voltage
conversion
M
.
O
W
O
OM
W
WW 0the
W
0Y.C
Y.C
WW (22uF
.TW
W
0
0
Y.C
Wrequires
T
output
pin (PWFBOUT)
of
this
circuit
use
of
an
output
capacitor
tantalum
capacitor)
.
1
0
WW
T
M
.
.
1
0
M
.
O
1
W
M
.
O
W
.C high.Tfrequency
Ofrequency compensation,
W (0.1uF)
W
C
W
.
Y
W
C
W
.
0
Y
W
as part
of
the
device
and
another
small
capacitor
for
W
W
W
.T
10
00
W
M
.
.T
1
00Y
M
.
O
1
W
M
.
O
W
O
W
noise de-coupling.
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
WshownY.in
O
COthe reference
O1.8V power from PWFBOUT
Was
W withY.the
PWFBIN is
fed
a ferrite bead
W
WW 00Y.Cthrough
C
W
0
W
W
W
0
W
T
.
1
W
M.T
.
.T
1 from www.realtek.com.tw).
00
M
.
O
1
W
M
.
O
design schematic
document
(available
for
download
W
C
O
W
W
WW .100Y.
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
Note: Do not supply
1.8V
produced
by
any
power
device
other
than
PWFBOUT
and
PWFBIN.
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O as possible. If the
.CO is large
WW
W
The analog andWdigital
ground
should be
as
large and
ground
.Cintact
Yplane
WW
W
.CO planes
0
Y
W
.TW
W
0
0
Y
W
T
.
1
0
0
W
T
.
.
.1 whichOisMthe ideal configuration.
OMif the
W
.10 digitalOM
enough, the analogWand
grounds
can
be
separated,
However,
W
C
.
W
C
.
Y
.C
.TW
WW of.1the
.TW is not aWgoodWidea.
00YgroundMplane
WW is .not
M
.100 In this
.TWlarge, partition
00Y
total ground plane
sufficiently
case,
O
1
M
O
W
C
.
O
W
W single
Y.C
WW .100Y
WW
W
Y.C
.TWground plane.
all the ground W
pins
can.1be
to aWlarger
M.T
.Ttogether
100 andOintact
00connected
M
.
O
W
M
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
7.12. Far EndWW
FaultY.CIndication
O
WW 00Y.CO .TW
WW 00Y.CO .TW
W
W
W
0
W
T
OM
10
W.1is enabled
M.Far End Fault Indication
.Fault)
OMbit when 100FX mode
W.1 (FEFI)
O
The MII Reg.1.4 (Remote
is
the
W
W
C
W
.
Y.C
W
C
W
.
0
Y
W
W
W
0
0
Y
W
T
.
.1which isOM.T
.T
10
00 been detected.
M
.
1
W
M
.
and indicates whenW
a FEFI
has
FEFI
is
an
alternative
in-band
signaling
method
O
W
C
W
W
W
.CO .TW
Y.C
WW .100Y.
WWhen
.TW detects this
WW .11s
M.T
100 RTL8201CL
00Yfollowed
composed of 84 consecutive
by
one
0.
the
pattern
three
M
.
O
W
M
O
W
W
W
W
Y.C
W
.CO .TW path (the
0Y.C receive
WRemote
.TWpath) hasWa problem.
times, Reg.1.4 is set, which
100 On OM.T
0sides
WW means
.
1
00Ythe transmit
M
.
1
W
M
.
W
W
.CO .TW will start
Y.C
.CO
WW
the other hand, if an incoming
OK, 1the
sending
W a Link
WW
100this OM.T
00YRTL8201CL
WW .signal
.
00Y failsMto.Tcause
M
.
1
W
O means that the receive
W Fault.
.C
W
pattern, which in turn causes
the remoteOside to detect a Far
End
This
.C
WW .1path
00Y
WW
.TW
00Y
WW .100Y.C M.TW
1
M
.
W
O
has a problem from the point
of view of the RTL8201CL.
The FEFI
is used
WW
W
Y.C mechanism
WWonly in
WW 00Y.CO .TW
0
W
T
.
0
W
1
M
.
100Base-FX mode.
O
W
OM
W.1
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
22
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W
WW .100Y.C M.TW
T
.
M
O
W
.CO .TW
Y
WW .100Y.C M.TW
0
0
1
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
8.1. DC Characteristics
O
W
O
W
WW .100Y.C M.TW
W
WW .100Y.C M.TW
T
.
Absolute
Maximum
OM
WW 00Y.CO .TW
.CO Ratings
WW
W
.C8.1.1.
Y
W
W
0
Y
W
T
.
0
0
T
.
0
OM
W.1 Ratings
OM 29. Absolute Maximum
W.1 Y.C
Table
W
W.1 Y.COM W
W
Y.C
W
W
0
W
0
0
W
T
.
M.TMaximum
.1
.T
10
00
M
.
O
1
Item
Minimum
Typical
W
M
.
O
W
C
WW3.3V .100Y.
WW 00Y.CO .TW Supply Voltage
.TW
WW .100Y.C 3.0V
.TW
3.6V
M
M
O
1
W
M
.
O
W
.C
O
W
W
C
W
.
Y
W
C
Storage
Temperature
W
.
0
Y
W
T
-55C
125C
W
.
W
W
.T
10
00
W
M
.
.T
1
00Y
M
.
O
1
W
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
8.1.2.
Operating
Conditions
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
30.
OMOperating Conditions
W.1 Table
WW 00Y.CO .TW
W.1 Y.COM W
C
.
W
W
Y
W
W
0
W
.T
1
0
W
Item
Minimum
Maximum
M
.T Conditions
00
W.Typical
W.1 Y.COM W
.CO .TW 3.6V
OM
W
W.1Vcc 3.3V
Y
W
C
.
0
W
W
3.3V
Supply
voltage
3.0V
3.3V
0
Y
W
.T
00
W
.TW
W.1 Y.COM W 70C
.100
W.1 Y.COM 0C
OM Operating Temperature
W
WTA
W
C
W
.
W
W
W
.T
W
M.T
.100
.TW
100
00Y
M
.
O
1
W
M
.
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
WW .100Y.
WW 00Power
.TW
W
Y.C
WW .100Y.C M.TW
8.1.3.
Dissipation
W
M
.T
O
1
W
M
.
O
W
W
.CO .TW
WW .100Y.C M.TW
WW .100Y.C M.TW
WWcondition:
00Y VCC=3.3V
Test
O
1
W
M
.
W
O
W
.CO .TW
WW .100Y.C M.TW
WWTable.131.
00YPowerM
WW .100Y.C M.TW
Dissipation
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
Symbol
Condition
Total Current
W
.1 Consumption
.T
00
M
.1
OM
OMdown power saving mode
WW 19mA
W.1 Y.CLink
Y.C
WW 00Y.CO .TW
0
W
PLDPS
W
.TW
W
0
W
1
0
W
M
.
.T
1
0
M
.
O
1
W
M
.
O
W
PAnaOffWW
Y.C
CO offTmode
.Analog
WW 19mA
.TW
WW .100Y.C M.TW
100
W
M
.
. Wmode
00YPowerM
PPWD
down
14mA
O
1
W
.
O
W
.C
W
W
.CO mode
WW 14mA
W
00Y
Y
WW .100Y.C M.TW
PIsolateWW
Isolate
1
0
T
M.T
.
.
0
O
1
W
M
.
O
W
C
.
O
W
W
W
P100F
100Base
Y
W 116mA
W
Y.C full.Tduplex
WW .100Y.C M.TW
WW .10010Base-T
M.T
.100
O
W
M
P10F
full
duplex
120mA
O
W
C
O
W
W
Y.
WW120mA
WW .100Y.C M.TW
0Y.C transmit
P10TX WW
M.T
.100
.TW
010Base-T
O
1
W
M
.
O
W
C
O
W
P10RX
19mA 100Y.
WW
.TW
WW .100Y.C M.TW
0Y.C receive
WW .10Base-T
M
.
.TW
0
O
1
W
M
O
W
P10IDLE
idle
W
W 10Base-T O
Y.C
W18mA
.TW
WW .100Y.C M.TW
100
WW .100Y.C M.TW
.
OM
W
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
W
W
.CO Vcc
WW .100Y
8.1.4. Input
WW .100Y.C M.TW
WW Voltage:
M.T
.TW
00Y
O
1
W
M
.
O
W
C
O
W
.C
WW .100Y.
.TW
WWVoltage:
Table 32. Input
00YVcc M.TW
WW .100Y.C M.TW
M
1
.
O
W
O
W
O
W
Y.C
Symbol
Condition
WWMaximum
.TW
WW .100Y.C Minimum
.TW
100
WW .100Y.C M.TW
M
.
M
O
W
O 0.5*Vcc
W
TTL VIH
InputW
High
Vcc +0.5V0Y.C
W Vol. Y.CO
W
WW
W
WW .100Y.C M
TW
.
0
W Low Vol.
T
M.T
.10
.
0
TTL VIL
Input
-0.5V
0.3*Vcc
O
1
W
M
.
O
W
C
.
O
W
W
.C
W
.C
WWVcc .100Y
TTL VOH
Output
High Vol.
.TW
WW
M.T
.TWIOH=-8mAW W.100Y 0.65*Vcc
00Y
M
O
1
W
M
.
O
C
O
W
WVol.
W
TTL VOL
Output Low
IOL=8mA WW
Y.
Y.C
W0.3*Vcc
.TW
WW .100Y.C M.TW
M.T
.100
100
M
.
O
W
TTL IOZ
Tri-state Leakage
Vout=Vcc
or
GND
-110uA
10uA
O
W
O
W
W
Y.C
W10uA
.TW
W
WW .100Y.C -1uA
.TW
100
WW .100Y.C M.TVin=Vcc
IIN
Input Current
or GND
M
.
M
O
W
O
W
O
W
IPL
Input Current
100uA
WW .100Y.C M.T
WW .100Y.C-1uAM.TW
0Y.C MVin=Vcc
WW with.1internal
TW or GND
.
0
weak pull low resistor
O
WW 00Y.CO
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
0
W with internal
.T
IPH
Input Current
Vin=Vcc
or GND
10uA W.1
.1 -110uA
M
.10
OM
W
O
W
C
.
W
C
.
Y
WW
weak pull high
W
.TW
WWresistor
.TW
100
00Y
M
.
1
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
23
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
8.
Characteristics
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
Symbol
Condition
Maximum
W
WW .100Y.C M.Minimum
TW
T
.
M
O
W
O
C
PECL VIH
PECL Input High
Vol.
Vdd
-1.16V
Vdd
-0.88V
Y.C
WW .100Y.
.TW
.TW
M
PECL VIL
PECLW
Input
Vdd
-1.81V
Vdd
-1.47V
M
.100Low Vol.
O
W
O
W
W Output
Y.C Vol. .TW
WW .100Y.C Vdd
.T-1.02V
PECL VOH
PECL
High
0
W
0
M
1
M
.
O
W
O
W Low
PECL VOL
PECL
Vdd -1.62V
.CVol. .TW
WW .100Y.C M.TW
WWOutput
00Y
.TW
1
M
.
O
W
M
O
W
O
WW .100Y.C M.TW
W
Y.C
WW .100Y.C M.TW
0
T
.
0
8.2.
AC
Characteristics
1
OM
WW 00Y.CO .TW
W.
WW 00Y.CO .TW
C
.
W
W
Y
W
M
.1
M.T
.100
OM
W.1
WW 00Y.CO .TW
8.2.1.
MII Transmission
Timing
W
.CO .TW
W
W W 00Y
WW .100Y.CCycle
T
.
W.1 Y.COM W
OM
W
W
W.1 Y.COM W
C
.
W
W
Y
W
W
Table
33.
MII
Transmission
Cycle
00
0
W
W
M.T
.1Timing
M.T
O
W
M.T Description WW.10
.100 Symbol
O
C
.
O
W
W
C
Minimum
Typical
Maximum
Unit
W
Y
Y.
W
W
W
.TW
WW .100Y.Ct M.TTXCLK
.100 20 OM.T 26
100
M
.
W
high
pulse
width
100Mbps
14
ns
O
W
C
1
.
O
W
WW .100Y
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
10Mbps
140 WW 200 .CO
260
ns
O
W
O
W
W
.TW
00Y
WW .100Y.C M.TW
1
WW .100Yt.2C MTXCLK
M
.
.TW low pulse
width
100Mbps
14
26
ns
W 20 Y.CO
O
W
O
W
W
0
WW .200
TW
.
0
WW .100Y.C10Mbps
T
.
1
WW .100Y.C M.TW
M
140
260
ns
M
O
WW 00Y.CO .TW
W
.CO .TW
WW 00Y100Mbps
W
W
W
period
ns
WW .10t03 Y.C TXCLK
T
M
.1
.
W40
OM
W.1 Y
.CO .TW
OM
W
W
C
.
Y
W
C
10Mbps
400
ns
W
.
0
W
W
W
0
Y
W
.T
W
.10
OM
W
M.TTXD[0:3] setup toWW.10 100Mbps
.1t04 0
OM
TXEN,
10
24
ns
O
W
W
C
.
Y.C
C
W
.
0
Y
W
W
.TW
W
0
0
Y
W
T
.
1
0
0
W
T
M
.
.
1
0
TXCLK
rising
edge
M
.
O
W
M
O
ns
W.1
WW 10Mbps
CO
W5
Y.C
WW .100Y.C M.TW
W
0
W
T
.
0
WW t5.100Y.TXEN,
T
.
1
TXD[0:3] hold after W. 100MbpsOM
10 W
25
ns
O
M
W
.C
.CO rising
WW .100Y.C M.TW
TXCLK
WW .10Mbps
.TW
00Y
WW .100Y
.TWedge
1
M
5
M
O
WW 00Y.CO .TW ns
W
.CO .TW
WW 100Mbps
Y
W
W
0
Y.C sampled
W
to
CRS
high
40
ns
0
WWt6 .100TXEN
T
.1
W.1 Y.COM W
M.
OM
W10Mbps
O
W
W
C
.
W
C
W
.
400
Y
W
W
.T
WW .100Y
M.T ns
.100
.TW
100
M
.
O
W
M
O
W
C
O
t7 W TXEN.C
sampled
to CRS low
.C
Y.
WW .100160
.TWns
WW100Mbps
.TW
00Y
WW
M
.TW
1
00Y
M
.
O
1
W
M
.
O
W
.C
O
W
10Mbps
ns
.C
WW .12000
.TW
00Y
WW
.TW
00Y
WW .100Y.C M.TW
M
1
M
.
O
W
O60
W
O
t8 WWTransmit.latency
100Mbps
70 WW
1400Y.C
.TnsW
W
0
YC
WW .100Y.C M.TW
1
0
W
T
M
.
.
0
O
1
W
M
.
.C
10Mbps
ns
WW 00Y.CO .TW
WW 2000
WW 00Y.CO .TW
.TW
00Y
W
1
W
Mns
.
1
M
.
t9
Sampled
TXEN
inactive
to
end
100Mbps
100
170
O
1
W
M
.
O
W
C
W
W
.CO .TW
WW .100Y.
WW .100Y.C M.TW
10Mbps
ns.T
WWof frame
M
00Y
O
1
W
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW 00Y.CO .TW
WW .100Y.C M.TW
W
O
W
Figure 6 shows anW
example
ofOaMpacket transfer fromWMAC to.CPHY
.1
O on the MII interface.
W
WW .100Y.C M.TW
WW .100Y
T
.
WW .100Y.C M.TW
M
O
WW 00Y.CO .TW
W
WW 00Y.CO .TWt 3
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.T
V.1
00
W.1 Y.COM W
.CO .TW
WW I H(min)
W.1 Y.COM W
Y
W
0
W
W
W
TXCLKW
.T
10
00
M
.T
00
WI.L(max)
W.1 Y.COM W
.CO .TW
WV
W.1 Y.COM W
Y
W
0
W
W
0
W
.T
00
W
W.1 Y.COM W
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
.T
W
00
W
WW .100Y
.100 t 1 OM.T t 2
W.1 Y.COM W
M.T t 4
t
W
O
W
5
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
.C
W
W
.T
WW .100Y
VIH(min)
.100
M.T
TXD[0:3] W W.100Y OM.TW
OM
W
O
W
C
.
W
C
Y
W
W
WW .100Y.
WW .100Y.C M.TW
M.T
.100
M.T
V
TXEN
O
W
O
W
C
.
I
L(max)
O
W
W
Y
W
WW .100Y.C M.TW
WW .100Y.C M.TW
.100
W
O
W
W
Y.C
WW
6..CO
MII Transmission
Cycle
WW Timing-1
.TW
WW Figure
.TW
100
00Y
M
.
1
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
24
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W
WW .100Y.C M.TW
T
.
M
O
W
.CO .TW
Y
WW .100Y.C M.TW
0
TXCLK
0
1
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
W
WW .100Y.C M.TW
T
.
O
W
M
WW 00Y.CO .TW
.CO .TTXEN
WW .100Y.C M.TW
W
Y
W
0
0
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
M
.1
OM
W.1
M.T
.100
WW 00Y.CO .TW
WW .100Y.C M.TW
WW 00Y.CO .TW
W
TXD[0:3]
O
W
W.1 Y.COM W
W.1 Y.COM W
W
WW .100Y.C M.TW
W
0
W
T
.
0
0
W
T
.
0
O
W
t 6 OM
t7
W.1
OM
W.1
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
W
WW .100Y.C M.TW
WW .100Y.C CRS
T
.
O
W
O
W
OM
W
WW .100Y.C M.TW t 9
WW .100Y.tC8 M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
W
Y.C
WW .100Y.C M.TW
WW .100TPTX+T
.
O
W
O
W
OM
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
0
W
Figure
Cycle Timing-2
.7.1 MII Transmission
W.1 Y.COM W
M.T
.10
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
.T
00
W
WW .100Y.C M.TW
100
M.T
.Timing
W.1 Y.COM W
O
W
O
8.2.2.
MII
Reception
Cycle
W
W
C
.
W
W
.T
WW .100Y
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
W
Table
Reception
Y
W Timing
Y.
W
WW 34. .MII
.TCycle
WW .100Y.C M.TW
M.T Unit
.100Maximum
100
M
O
W
O
Symbol
Description
Minimum
Typical
W
C
.
O
W
W
W
Y.C
WW .100Y
.TW ns
.T
0Y.C high
WW
TW width W
.pulse
100
0RXCLK
t1
100Mbps
14
20
26COM
M
.
1
W
M
.
O
W
O
W
.C
Y.
WW .100260
.TWns
WW 10Mbps
.TW
140
200
00Y
WW .100Y.C M.TW
M
1
M
.
O
W
O
W
W
W
.C 14.TW
.CO .TW
0Y.C M.TW
t2 W RXCLK
width
20W
ns
WW100Mbps
1026
00Y
W
.
1
00Y low pulse
M
.
O
1
W
M
.
O
W
C
.
O
W
W
C
W
10Mbps00Y.
140 .TW
200 W
00Y
WW
WW .100Y.C M.TW
M.Tns
.1260
1
M
.
O
W
O
W
C
.
O
W
t3 WW
RXCLK period
100Mbps
40 W
ns W
Y
.C
WW .100Y.C M.TW
W
M.T
.100
.TW
00Y
O
1
W
M
.
O
W
C
10Mbps
400
ns W
WW .100Y.
WW 00Y.CO .TW
.T
WW .100Y.C M.TW
W
M
O ns
t4
RXER,
setup
100Mbps
10O
W
M
.1 RXDV, RXD[0:3]
W
C
.
O
W
W
C
.
Y
W
W
.TW
Y.C edge.TW
W
to RXCLK
100
00Y 6 M.TW
WW
M
.
10Mbps
ns
1
00rising
.
O
1
W
M
.
W
.CO .TW
.CO .Thold
WW .100Y.C nsM.TW
WW RXDV,
W
WW .100Y10
t5
100Mbps
WRXER,
00Y RXD[0:3]
M
O
1
W
M
.
W
W
.CO .TW
after
RXCLK
risingOedge
WW .100Y.C ns M.TW
WW .100Y
10Mbps
6
WW .100Y.C M.TW
M
Ohigh
WW 00Y.CnsO .TW
W
WW 00Y.CO .TW
C
t6
Receive
frame toYCRS
100Mbps
130
.
W
W
W
W
W
M
.1
.T
1
00
.CO .TW
WW 00Yns
W.1 Y.COM W 10Mbps WW. 0Y.COM W
2000
W
W
W
T
.
W
.1 ns OM
.T
10
00 to CRS
t7
End of receive
240 WW
OM
OM low 100Mbps WW.
W.1frame
C
W
.
Y.C
C
W
.
Y
W
W
W
.T
100ns OM.T
W
.
.T 10Mbps W W.100
00Y
M
1000
1
W
M
.
O
O
0Y.C M.TW
WW .10ns
WW to sampled
Y.C edge .ofTW 100Mbps WW .100Y.C M.TW
0
Wframe
t8
Receive
150
0
1
.
OM
WW 00Y.CO .TW
WW 00Y.CO .TW
C
.
W
RXDV WWW
W
Y
W
3200
.T 10Mbps
M
.1
W.1ns Y.COM W
.100
OM 100Mbps
W
WW 00Y.CO .TW 120 WW ns
C
.
W
t9
End of receive
frame
to
sampled
.T
W
00
Y
W
W
00
M
.1
W.1 Y.COM W
M.T
O
W
edge of RXDV W.1
O
W
C
.
10Mbps
ns 00
W 1000 W
.T
W
WW .100Y
WW .100Y.C M.T
.1
M.T
OM
W
O
W
C
.
O
W
W
C
Y
W
W
WW .100Y.
WW .100Y.C M.TW
M.T
.100
M.T
O
W
O
W
C
.
O
W
W
Y
W
WW .100Y.C M.TW
WW .100Y.C M.TW
.100
W
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
25
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
W
.CO on.Tthe
W MII interface.
YMAC
Figure 8 shows an example of a packet
to
Wtransfer from
0
WW PHY
0
T
.
1
M
.
M
O
W
O
C
W
W
Y.C
WW .100Y.
M.Tt 3
M.T
.100
O
W
O
W
C
WW .100Y.
.TW
WW .100Y.C M.TW
M
O
W
O
V
.C
RXCLK WWW
IH(min)
WW .100Y.C M.TW
.TW
00Y
.TW
1
M
.
O
W
M
O
W
C
.
O
W
C
V
W
Y
.C
W
WW .100Y.
I L(max)
.TW
M.T
.100
.TW
00Y
M
O
1
W
M
.
O
W
C
.
O
W
W
C
W
.
Y
W
C
W
.
Y
W
.T
W
00
Y
W
.T t 4
t5
.100
W.1 t1Y.COM t 2W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
W
.T
00
Y.
W
.TW
RXD[0:3]
M.T
.100
W.1 Y.COM W
M
.100
O
W
O
W
W
C
.
W
W
V
.T
W
WW .100Y
WW .100Y.C RXDV
.100
I H(min)
M.T
OM
W
M.T
O
W
C
.
O
W
W
C
W
.
Y
W
W
0
Y
W
T
.
W
0
0
W
T
.
V
1
0
WW .100Y.C RXER
T
M
.
.
M
.1
I L(max)
OM
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
1
0
W
T
M
.
.
1
0
M
.
W
WFigure 8. OMII Reception CycleW
.CO .TW
OM
W.1
W Timing-1
00Y
WW .100Y.C M.TW
1
WW .100Y.C M.TW
M
.
O
W
O
WW 00Y.CO .TW
W
C
.
W
C
W
.
Y
W
W
W
0
Y
W
.T
0
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
W
.T
.100
RXCLK
W.1 Y.COM W
M
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
.100 t 8 OM.T
Wt.91 Y.COM W
M.T
W
O
W
W
C
.
W
W
Y
W
.T
W
00
W
WW .100Y.C RXDV
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
.T
WW .100Y
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
W
Y
.C
W
WW .100Y.
.TW
WW .100YRXD[0:3]
M.T
.100
.TW
M
O
W
M
O
W
C
.
O
W
W
W
Y.C
WtW .100Y
.TW
t6 W
WW .100Y.C M.TW
M.T
100
M
7 W
.
O
O
W
C
W
CO
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.CRS
M
.TW
O
W
M
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
W
WW 00Y.CO .TW
.CO .TW
WW .100Y.C M.TW
Y
W
0
WW .1TPRX+0
M
.1
OM
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
.1
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Figure 9. W
MII Reception
Y Cycle Timing-2
W
.T
W
00
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
.T
W
WW .100Y.C M.TW
.100
M.T
.100
OM
W
O
W
C
.
O
W
W
C
Y
W
W
.TW
WW .100Y.
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .T
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
W
.T
WW .100Y
.100
.TW
100
M
.
W
M
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
26
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
WW 00Y.CO .TW
W
W
T
.
8.2.3. SNI Transmission
W.1 Y.COM W
OM Cycle Timing
W
C
.
W
W
.T
00
00Y
M.T 35. SNI Transmission
Table
Timing
OM
W.1 Cycle
W.1 Y.CO
C
.
W
W
Y
W
0
W
.TMaximum
.TW
Symbol W Description
Unit
10Minimum
00
M
.
1
M
.
O
W
O
W highYpulse
.C
W
C
W
.
Y
W
t
TXCLK
width
36
ns
W
0
W
T
1
.
W
W
00
.10
M.T
.1low
OM
W
M.T
O
W
C
t
TXCLK
pulse
width
36
ns
.
O
W
2
C
W
Y
W
.C
Y.
W
W
.TW
M.T 120
.10080
.TW t3
100
00Y
TXCLK
period
ns
M
.
O
1
W
M
.
O
W
C
.
O
W
W
W
.C to TXCLK
Y
W TXD000setup
C
W
.
0
Y
W
T
.
t
TXEN,
rising
edge
20
ns
W
0
Y
W
T
4
.
1
.1
M.T t5
.100
OMTXCLK rising edge WW. 10 Y.COM W
W
O
W
C
TXEN,
TXD0
hold
after
ns
.
W
C
W
Y
W
W
.T
W
00
Y.
W
M.T
.100
Transmit latency
ns
W.1 Y.COM 50 W
M.T t8
.100
O
W
O
W
W
C
.
W
0
W
T
.
0
WW .100Y
T
.
1
WW .100Y.C M.TW
M
.
M
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
W
W
W
0Y.C 10Mshows
WW .10Figure
T
M interface.
.
an example ofWa.1packet.Ctransfer
the
SNI
W.1 on Y
OM from MAC toWPHY
.CO
O
W
W
W
C
W
.
0
Y
W
W
W
0
0
Y
W
T
.
W
M.T
.1
.T only runs at 10Mbps.
10
00 SNI M
M
.
O
1
Note:
mode
W
.
O
W
C
O
W
W
WW .100Y.
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW t 3.100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
0
W
.1
W.1 Y.COM V IH(min)
M.T
.10
OM
W
O
W
W
C
W
.
W
C
Y
W
Y.
W
.TW
WW .100TXCLK
MV.T
.100
.TW
100
M
.
O
W
M
O
W
C
O
W
WW .100Y.
TW
.IL(max)
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
t 1 WW t 2 0Y.C
.TW
0
WW .1t 00Y.C M
.TW
1
WW .100Y.C M.TW
M
.
t
O
W
O 5
W 4
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CVO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
TXD0
W
IH(min)
M
.1
.T
M
.1
O
.100
OM
WW 00Y.C
W
WW 00Y.CO .TW
C
.
W
W
.TW
V
W
TXEN
Y
W
1
W
M
.
.T
1
00
IL(max)
M
.
O
1
W
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
O Cycle Timing-1 WW
W
Figure 10. SNI
Transmission
O
W
W
Y.C
0
W
0
WW .100Y.C M.TW
1
WW .100Y.C M.TW
M.T
.
O
W
O
W
C
.
O
W
W
W
Y
W
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
.100
O
W
O
W
C
O
W
W
WW .100Y.
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
O
W
WW .100Y.C M.TW
TXCLK
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
WW 00Y.CO .TW
WW .100Y.C M.TW
WW 00Y.CO .TW
W
W
M
.1
TXEN
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
TXD0
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
.1
OM
Mt.8T
.100
W.1 Y.COM W
t 9 WW
O
W
W
Y.C
W
C
.
0
W
W
W
0
0
Y
W
T
.
M.T
.1
.T
10
00
TPTX+- W
M
.
O
1
W
M
.
O
W
C
O
W
W
WW .100Y.
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O SNI Transmission W
W Figure 11.
W
Y.C
WW .100Y.C M.T
0
WCycle .Timing-2
T
.
0
WW .100Y.C M.TW
1
M
O
WW 00Y.CO
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
0
W
.1
W.1
M.T
.10
OM
W
O
W
W
C
.
W
C
W
Y
W
W
W
WW .100Y.
M.T
.100
M.T
O
W
O
W
C
.
W
W
Y
W
WW .100Y.C M.TW
M.T
.100
O
W
O
W
C
.
27
W
Y.C
WW .100Y
WW PHYceiver
M.T
.100
W
O
W
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W Timing
WW .100Y.C M.TW
T
8.2.4. SNI ReceptionOCycle
.
M
W
.CO .TW
.C
Y
WW .1Cycle
00Y Timing
0
.TW36. SNI Reception
0
Table
1
M
.
OM
W
O
W
Y.C Typical
0
WWMinimum
Symbol
Description
Maximum
Unit
.TW
0
WW .100Y.C M.TW
1
M
.
O
W
O
Wpulse width
C
.
W
C
t1
RXCLKW
high
36
ns
W
.
Y
Y
W
.T
W
.TW
100
00width
M
.
.Tt2W RXCLK
1
M
.
O
low
pulse
36
ns
W
M
O
.CO .TW
WW
WW 80 .100Y.C M.TW
Y.C
t.3TW RXCLKWperiod .100Y
120
ns
0
0
M
O
1
W
O edge
W
C
.
OMt4
W
W.
C
W
.
Y
W
C
RXD0
setup
to
RXCLK
rising
40
ns
W
.
W
W
.T
00Y
M.T
.100
.TW RXD0 hold
1
00Y
M
.
O
1
W
M
.
O
t
after
RXCLK
rising
edge
40
ns
W
C
W
W
Y.C
WW .100Y.
TW 50
WW 00Y.CO t5 .TWReceive frame
.
0
W
T
.
0
M
to
CRS
high
ns
1
OM
W.
WW 00Y.CO .TW 160
W.1 Y.COt6M W
C
.
W
W
Y
W
W
End
of
receive
frame
to
CRS
low
ns
W
7
.T
W
M
00
.100
W.1 Y
M.T Decoder acquisition
OM
Wtime
.CO .TW1800
600
ns
W
W.1 Y.CtO
C
8
.
W
W
0
Y
W
W
W
0
0
W
T
.
1
0
0
W
T
M
.
.
1
0
M
.
O
1
W
O
W
OM
W.
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
of W
a packetY.transfer
from
WW on00the
W Figure 12Oshows an example W
CO
W
Y.CSNI interface.
W PHY to
WMAC
0
W
T
.
1
0
WW .100Y.C M.TW
M.T
.
1
M
.
O
W
O
W
WNote: SNIOmode only runs at 10Mbps.
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .t1300Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
0
W
.1
V
W.1 Y.COM W
M.T
.10
OM
W
O
W
W
C
IH(min)
.
W
C
W
.
0
Y
W
T
W
.
RXCLK
W
0
0
Y
W
T
.
W
M
.1
.T
10
00
M
.
O
1
W
M
.
O
W
V
C
O
W
WW .100Y.
IL(max)
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
C
.
O
W
W
C
.
Y
t1 W
.TW
WW .10t40Y
t5 .TW
1t 200
WW .100Y.C M.TW
M
.
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO V .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
RXD0
W
.1
W.1 Y.COMI H(min)
M.T
.100
OM
W
O
W
W
C
.
W
C
W
V M.TW
W
.TW
100
00Y
WW .100Y.
.
.TW
1
M
.
O
W
M
O
W
.C IL(max)
O
W
W
C
.
Y
W
C
W
.
0
Y
W
W
.TW
W
W
.T Timing-1
10
00
W
M
.
.T
1
00Y
M
.
O
1
W
Figure
12.
SNI
Reception
Cycle
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
.1
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
RXCLK
Y
W
.T
W
WW .100Y.C M.TW
.100
M.T
.100
OM
W
O
W
C
.
O
W
W
C
Y
t 8WW
W
Y.
W
.TW
WW .100Y.C M.TW
.100
M.T
.100
OM
W
O
W
C
.
O
W
W
C
W
Y
RXD0
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
O
W
t
W
WW .100Y
WW .100Y.C M.TWt 7
WW .100Y.C 6 M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
CRS
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
TPRX+-WW
WW 00Y.CO .TW
.CO .TW
WW .100Y.C M.TW
Y
W
0
W
0
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
M
W.1 Timing-2
OM13. SNI ReceptionW
WW 00Y.CO .TW
W.1 Y
.CO .TW
Figure
Cycle
C
.
Y
W
W
W
0
W
0
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .T
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
W
.T
WW .100Y
.100
.TW
100
M
.
W
M
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
28
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W
WW .100Y.C M.TW
T
8.2.5. MDC/MDIO Timing
.
M
O
W
.CO .TW
0Y.C M.TW
Y
WW .10Timing
0
0
Table 37. MDC/MDIO
1
M
.
W
O
W
.CO .TWMaximum
WW Minimum
Symbol
Description
Unit
00Y
WW .100Y.C M.TW
1
.
W 160 Y.COM W
O
W
W
C
t1
MDC high
pulse
width
ns
.
W
.T
00
WW .100Y
.TW
1160
M
.
.Tt2W
M
O
MDC
low
pulse
width
ns
W
M
O
W
.C
O
W
WW 400
00Y
Y.C
WW .100Y.C M.TW
t.3TW MDC period
ns
1
0
M.T
.
0
O
1
W
M
.
O
W
C
.
O
W
W
C
W
.
Y
W
C
t
MDIO
setup
to
MDC
rising
edge
10
ns
W
.
4
W
W
.T
00Y
M.T
.100
.TW MDIO hold
1
00Y
M
.
O
1
W
M
.
O
t
time
from
MDC
rising
edge
10
ns
W
C
W
.C
WW 0 .100Y.
WW 00Y.CO t5 .TWMDIO valid
.T300
WW
.TW
00Y
M
from MDC
rising O
edge
ns
1
M
6
.
O
1
W
M
.
W
.C
O
W
W
C
W
.
Y
W
C
W
.
0
Y
W
T
W
.
W
W
.T
00
W
M
.10
.T
00Y
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM W
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
.T
W
.T
WW .100Y
.100t
.TW
100
M
.
OM
W
M
O
W
C
.
O
W
W
C
3
W
.
Y
W
C
Y
W
W
.TW
WW .100Y.
M.T
.100
.TW
100
M
.
O
W
M
O
W
O
W
VIH(min)
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
MDC
O
W
IL(max)
WW .100Y.C M.TVW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
C
.
O
W
W
W
W t 1 .100t2Y
t4 .TW t 5
WW .100Y.C M
WW .100Y.C M.TW
M.T
O
W
O
W
C
.
O
W
WW .100Y
.TW
WW .100Y.C M.TW
WW .100Y.C MDIO
M
.TW
VIH(min)
O
W
M
O
W
C
W
.CO .TWby
WW .100Y.
sourced
.TW
WW .100Y.C M.TW
V
WW .100Y
M
O
IL(max)
W
M
O
W
O
W
STA
WW .100Y.C M.TW
WW .100Y.C M.TtW
WW .100Y.C M.TW
O
W
O
W
6
W
.CO .TW
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100YMDIO
OM
WW 00Y.CVO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
IH(min)
sourced
by
W
.1
OM
W.1 Y.V
M.T
.100
OM
W
C
O
W
W
C
.
W
C
W
.
0
Y
W
W
IL(max)
RTL8201CP
.TW
W
0
0
Y
W
T
.
1
0
W
M
.
.T
1
00
M
.
O
1
W
M
.
O
W
O
W
.C
WW .100Y.C M.TW
WW 14..1MDC/MDIO
.TW
00Y
WW .100Y.C M.TW
Figure
Timing
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
Transmission
Without
Collision
.1
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Y to PHY.
W
W an0example
.T
00
Y.
W from
Figure 15W
shows
of.TaW
packet transfer
M.T
.100MAC O
W.1 Y.COM W
M
.1 0
W
O
W
W
C
.
W
W
Y
W
.T
W
WW .100Y.C M.TW
.100
M.T
.100
OM
W
O
W
C
.
O
W
W
C
Y
W
W
.TW
WW .100Y.
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .T
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
W
.T
WW .100Y
.100
.TW
100
M
.
W
M
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
Figure 15. MDC/MDIO
MAC
to
PHY
Transmission
Without
Collision
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
29
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
Reception Without Error
W
WW .100Y.C M.TW
T
.
M
W
.CO .TW
COa packet
.of
Figure 16 shows an example
0YMAC.
Y
WW PHY
0to
0
.TWtransfer from
1
0
.
1
M
.
OM
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
W
WW .100Y.C M.TW
T
.
O
W
M
WW 00Y.CO .TW
.CO .TW
WW .100Y.C M.TW
Y
W
0
0
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
OM
W.1
M.T
.100
OM
W.1
WW .100Y.C M.TW
WW 00Y.CO .TW
WW .100Y.C M.TW
O
W
O
W
OM
W.1
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
0
W
.T
0
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.T
00
Error
W.1 Y
OMto MAC Reception
W.1 Y.CPHY
.CO .TW
WWithout
W.1 Y.COM W Figure 16.WMDC/MDIO
W
0
W
W
0
W
.T
W
.100
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T Characteristics
O
W
O
W
W
C
8.3.
Crystal
.
W
W
Y
W
.T
00
W
WW .100Y.C M.TW
M.T
.100
W.1 Y.COM W
O
W
O
W
W
C
.
Table 38.
Crystal
Characteristics
Y
W
.T
WW
.TW
WW .100Y.C M.TW
.100
M
.100
OM
W
O
W
C
.
Parameter
Range
O
W
W
C
W
Y
.C
W
W
WW .100Y.
.TW
W
M.T
.100
.TW
00Y
M
O
1
Nominal
Frequency
25.000MHz
W
M
.
O
W
C
.
O
W
W
.C
WW .100Y
WW .100Y.C Base
TW
.wave
Oscillation
WW .1Mode
M.T
.TW
00Y
M
O
W
M
O
W
C
O
W
ppm
Frequency
WW .100Y.
.TW
WW .100Y.C50 M
.TW
0Y.C at 25C
WW Tolerance
TW
M
.
0
O
1
W
M
.
O
W
OperatingWTemperature
-10C
C ~ +70C
.CORange.TW
WW .100Y.C M.TW
WW .100Y.30
.TW
WW Series
00Y
M
Equivalent
Resistance
ohm
Max.
O
1
W
M
.
W
.CO
WW .100Y.C M.TW
WW 00Y.CO .TW
WW .100Y0.1
DriveW
Level
mVM.TW
WW 00Y.CO .TW
W.1 Y.COM W
CO
Load Capacitance
.pF
WW 0020
W
Y
W
W
W
T
.
W
.1 7 pF Max.
W.1 Y.COM W
M.T
.100
Shunt Capacitance
OM
W
O
W
W
C
.
W
C
W
.T
W
0Y ohmM
Y.
W
.TW 100V W W.100
WResistance
Insulation
Min./DC
.10Mega
OM
M.T
.100
O
W
C
.
O
W
W
C
.
Y
W
Test Impedance
Saunders
W
.TW
W
.TW
100
00Y 250A
0Y.C M.TW
WW Meter
M
.
1
0
M
.
O
1
W
.
W 0.0003%O
Aging Rate Per Year
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
8.4. Transformer
Characteristics
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COMTableW39. Transformer
.CO .TW
WWCharacteristics
Y
W
W
0
W
0
W
.T
00
W.1 Y.COM W
W.1 Y.COM W
WEnd
W.1 Y.COM W
Parameter
Transmit
End
Receive
W
W
W
.T
W
W
.100
M.T
.100
OM
W
M.T
.100
O
Turn Ratio
1:1
CT
1:1
W
C
.
O
W
W
C
W
Y
W
.C
Y.
W
.TW 350 uHW
M.T
.100
.TW 350 uHW
Inductance (min.) W
@ 8mA .100
@ 8mA
00Y
M
O
1
W
M
.
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
W
WW .100Y.
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.T
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
0
W
.1
W.1
M.T
.10
OM
W
O
W
W
C
.
W
C
W
Y
W
W
W
WW .100Y.
M.T
.100
M.T
O
W
O
W
C
.
W
W
Y
W
WW .100Y.C M.TW
M.T
.100
O
W
O
W
C
.
30
W
Y.C
WW .100Y
WW PHYceiver
M.T
.100
W
O
W
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W
WW .100Y.C M.TW
T
.
M
O
W
.CO .TW
Y
WW .100Y.C M.TW
0
0
1
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
W
WW .100Y.C M.TW
T
.
O
W
M
WW 00Y.CO .TW
.CO .TW
WW .100Y.C M.TW
Y
W
0
0
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
OM
W.1
M.T
.100
OM
W.1
WW .100Y.C M.TW
WW 00Y.CO .TW
WW .100Y.C M.TW
O
W
O
W
OM
W.1
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
0
W
.T
0
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
W
.100
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
.T
00
W
WW .100Y.C M.TW
M.T
.100
W.1 Y.COM W
O
W
O
W
W
C
.
W
W
.T
WW .100Y
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
.1
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
.T
W
WW .100Y.C M.TW
.100
M.T
.100
OM
W
O
W
C
.
O
W
W
C
Y
W
W
.TW
W
0Y.
Y.C
WW
See the following
WW page
.100
M.T
OM
W
M.T related notes. WW.10
.100for drawing
O
C
.
O
W
W
C
W
Y
Y.
W
W
.TW
WW .100Y.C M.TW
M.T
.100
100
M
.
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .T
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
W
.T
WW .100Y
.100
.TW
100
M
.
W
M
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
31
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
9.
Mechanical Dimensions
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W
WW .100Y.C M.TW
T
.
M
O
W
9.1. Mechanical0YDimensions
Notes
.CO .TW
WW .100Y.C M.TW
0
1
M
.
W
O
W
.CO .TW
WW Notes:
00Y
WW .100Y.C M.TW
1
M
.
W
O
W
.CO at
W
C
W
.
Y
W
W
0
Y
1.To
be
determined
plane -cW
.Tseating
W
.T
10
00
M
.
.TW
1
M
.
O
W
M
O
W
C
2.Dimensions
D1
and
E1
do
not
include mold protrusion.
.
O
W
C
Y.
W
.TW
00Y
Y.CSymbol.TW
WW .100Dimension
TW
.
1
0
M
.
0
M
Dimension
in
in
D1
and
E1
are
maximum
plastic
body size dimensions
O
1
OM
WW 00Y.C
W.
W
.CO .TW
WW 0millimeters
C
.
Y
W
T
.
W
0
Y
W
inchs
including
mold
mismatch.
M
.1
M
.1
M.T
.100
.COnot include
WW 00bYdoes
.CONom.TWMax
Nom WMax
3.Dimension
WW 0Min
Y
W
WW 00Y.CO .Min
.TW dambar protrusion.
W
0
1
T
M
.
1
M
.
O
1
W
M
.
O
A
0.067
1.70
Dambar
can
not
be
located
on the lower radius of the
W
O
W
0Y.C M.TW
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
foot. W.10
O
.COcorner.TisW
W shape 0of0Y
W
.C0.1
WW 0.00
W
.CO 0.000
Y
W
A1
0.004
0.008
0.20
4.Exact
each
W
0
W
T
.
1
0
WW .100Y
T
M optional.
.
.
1
M
.
O
W
M
O
W
C
.
O
W
A2
0.051 0.055
0.059W 1.30 Y.1.40
1.50
5.These
flat section of the lead
C
Yapply to the
WWdimensions
.TW
W
TW
100and 0.25
WW .100bY.C 0.006
M
.mm
.TW
100 0.22OM.0.29
.
O
W
0.009
0.011
15
between
0.10
mm
from
M
W
C
O
W
W
W the lead tip.
.C
Y.
W
0the
W
T
.
W
0
WW 0.15.100Y0.20
T
.
1
WW .10b10Y.C0.006M.T0.008
0.010
0.25
6.
A1
is
defined
as
distance
from
the seating plane to
M
.
W
OM
W
.CO body.
O
W
W
C
W
.
Y
W
C
W
the
lowest
point
of
the
package
.
0
Y
W
T
W
.
W
0
0
Y
W
.T
0
W
.T
00
OM
W.1 Y.C
W.1 -Y.COM
0.006
0.09
0.16 W 7.Controlling
dimension:
millimeter.
OM W
W.1c1 Y0.004
W
C
.
0
W
W
.TW
W
W
W
MMS-026,
.10 JEDEC
.100BSC OM.T 8. Reference W
D
0.354
9.00
document:
BBC
O
W
M.T BSC
.100
W
C
.
O
W
W
.C
Y
W 7.000BSC
C
W
.
0
Y
W
T
W
.
W
0
0
Y
W
T
.
D1
0.276
BSC
1
0
W
M
.
M
.1
M.T
.10
.CO(7x7x1.4mm)
O
WW48LD
W
W
.CO .TW
Y
WW
C
E
0.354
BSC
9.00
BSC
TITLE:
LQFP
.
0
Y
W
W
W
0
0
Y
W
0
0
W
M.T
.1
.T
1
0
M
.
O
1
W
M
.
O
W
C
E1
0.276
7.00 BSCY.C
PACKAGE OUTLINE
FOOTPRINT
2.0mm
.
O BSC
W
WW .1DRAWING,
.TW
00Y MATERIAL:
WW0.50 .BSC
.TW
00
WW .100Y.C0.020M
M
.TW
1
M
BSC
LEADFRAME
O
W
O
eW
W
O
WW .100Y.C M.TW
W
Y.C
WW .100Y.C M.TW
WW
.T0.031
O
APPROVE
L W0.016
0.40
0.60
0.80
DOC.
NO.
W
M
.100 0.024
WW 00Y.CO .TW
.COREF.TW
WW .100Y.C M.1TW
Y
W
0
W
L1W
0.039
1.00
REF
VERSION
.10
W.1 Y.COM W
OM 9
WW 00Y.CO OF.TW
W0
W
C
.
W
W
PAGE
3.5
0
3.5
9
W
0
Y
W
T
.
W
.1
M
.10
OM - P1
100 - OM.TWW 00Y.CSS048
- W
- Y.CO CHECK
DWGWNO.
1 WW
0.
0
W
C
W
.
.TW
W
0
Y
W
T
.
1
0
0
W
M
.
.T
1
012
M
.
O
1
W
M
.
DATE
2
TYP
12
TYP
O
WW
Y.C
WW .100Y.C CORP.
WW 00Y.CO .TW
.TW
.TW
M
REALTEK
SEMICONDUCTOR
3 W
12 TYP M
12WTYP W.100
M
O
1
W
.
O
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
.1
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
.T
W
WW .100Y.C M.TW
.100
M.T
.100
OM
W
O
W
C
.
O
W
W
C
Y
W
W
.TW
WW .100Y.
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .T
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
W
.T
WW .100Y
.100
.TW
100
M
.
W
M
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
32
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
W
M.T
RTL8201CL
O
W
Y.C
0
T
.
0
Datasheet
OM
W.1
WW .100Y.C M.TW
O
W
W
WW .100Y.C M.TW
T
.
M
O
W
.CO .TW
Y
WW .100Y.C M.TW
0
0
1
M
.
O
WInformation
O Table 40. Ordering
W
W
WW .100Y.C M.TW
WW .100Y.C Package
T
.
Part Number
Status
W
OM
W
.CO .TW
W
C
.
Y
W
W
0
Y
W
RTL8201CL
Rev.
C.
48-pin
LQFP
0
W
.T
M
.TW
100
W.1 Ypackage
OM C. 48-pin LQFP Lead
.CO .TW
OM RTL8201CL-LFWW.
W
Rev.
(Pb)-Free
C
.
C
W
.
0
Y
W
0
W
00 Rev.MD..T48-pin LQFP
.TW
00Y
W.1 Y.COM W
O
W.1 Y.C
W
W.1 Y.COM RTL8201CL-VD
W
W
W (Pb)-Free
.T
00
W
T
RTL8201CL-VD-LF
LQFP Lead
TW
M.48-pin
.100 Rev.OD.
OM
W.1 package
M.Note:
.100
W
C
.
O
W
W
C
.
Y
W
See
page
3
for
lead
(Pb)-free
package
identification.
C
.
W
W
.TW
W
.TW
100
00Y
M
.
.TW
1
00Y
M
.
O
1
W
M
.
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
0
W
.T
0
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
W
.100
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
.T
00
W
WW .100Y.C M.TW
M.T
.100
W.1 Y.COM W
O
W
O
W
W
C
.
W
W
.T
WW .100Y
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
.1
W.1 Y.COM W
M.T
.100
OM
W
O
W
W
C
.
W
C
W
Y
W
.T
W
00
W
WW .100Y.
M.T
.100
W.1 Y.COM W
M.T
O
W
O
W
W
C
.
W
W
Y
W
.T
W
WW .100Y.C M.TW
.100
M.T
.100
OM
W
O
W
C
.
O
W
W
C
Y
W
W
.TW
WW .100Y.
WW .100Y.C M.TW
.100
M.T
OM
W
O
W
C
.
O
W
W
C
W
Y
W
WW .100Y.
.TW
WW .100Y.C M.TW
M.T
.100
M
O
W
O
W
C
.
O
W
W
WW .100Y
WW .100Y.C M.TW
WW .100Y.C M.TW
M.T
O
W
O
W
C
O
W
WW .100Y.
.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
M
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
WW 00Y.CO .TW
W
WW 00Y.CO .TW
C
.
W
W
W
Y
W
W
M
.1
.T
00
M
.1
WW 00Y.CO .TW
W.1 Y.COM W
WW 00Y.CO .TW
W
W
W
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .TW
W.1 Y.COM W
W
W
W
W
.T
00
W
M
.1
.T
00
W.1 Y.COM W
WW 00Y.CO .T
W.1 Y.COM W
W
W
W
W
.T
00
W
W.1 Y.COM
M.T
.100
W.1 Y.COM W
O
W
W
W
C
.
W
W
.T
WW .100Y
.100
.TW
100
M
.
W
M
O
W
O
W
WW
WW .100Y.C M.TW
WW .100Y.C M.TW
O
W
O
W
WW .100Y.C M.TW
WW .100Y.C M.TW
W
.CO ID: JATR-1076-21 Rev. 1.24
WW 00Y
.CO .TW
33
Track
Y
W
0
WW PHYceiver
0
W.1
OM
W.1
WW
WW .100Y.C M.TW
O
W
WW .100Y.C M.TW
O
W
WW .100Y.C
W
WW
10.
Ordering Information

80 Realtek RTL8201CL

Diunggah oleh

Informasi Dokumen

Judul Asli

Hak Cipta

Format Tersedia

Bagikan dokumen Ini

Bagikan atau Tanam Dokumen

Opsi Berbagi

Apakah menurut Anda dokumen ini bermanfaat?

Apakah konten ini tidak pantas?

Hak Cipta:

Format Tersedia

80 Realtek RTL8201CL

Diunggah oleh

Hak Cipta:

Format Tersedia

W

Anda mungkin juga menyukai