HCC:
EMBEDDED
SYSTEMS
CONTENTS
4
8
16
TECH ARTICLE
ADVANTAGES OF AN EXECUTABLE
OBSOLESCENCE MANAGEMENT SYSTEM
TECH ARTICLE
COVER INTERVIEW
HCC:
SMART METER
Your Guide to
Embedded MCUs and
Development Tools.
22
FILE SYSTEM
FEATURED ARTICLE
We spoke with David Hughes about what it takes to
develop a truly fail-safe system, the unique challenges
in dealing with flash memory, and his vision for the
industry over the next few years.
Small Footprint
The Smart-meter File SystemTM (SMFS)
requires less than 15kB program memory and
1.5kB of RAM on 32-bit MCUs.
Reduced Development Time
The simplicity of SMFS means that engineers
can easily configure and implement a system
which will be fail-safe, provides wear-leveling
and has ECC error correction and encryption
options, significantly shortening time to market.
w w w. e m b e d d e d d e v e l o p e r. c o m
TECH ARTICLE
Advantages of an
Executable Obsolesence
Management System
By Stefanie Koelbl
Obsolescence Management for TQ-Systems
* A brownfield site (or simply a brownfield) is land previously used for industrial purposes or some
commercial uses. The land may be contaminated by low concentrations of hazardous waste or pollution,
and has the potential to be reused once it is cleaned up.
TECH ARTICLE
Using guidelines to
analyzing components
3 years
Plug
10 years
Flash memory
1 year (DDR2)
Logic element
8 years
Operating system
1-15 years
TQ modules offer guaranteed availability for a fixed period of time with minimal
price increases, and are therefore optimized against obsolescence issues
compared to the original modules where the selling price rises constantly.
FEATURED ARTICLE
MICROCHIPS
Embedded Designs
FEATURED ARTICLE
What makes these products
unique is the integration we
have done from an analog
perspective...
10
11
FEATURED ARTICLE
12
13
EMBEDDED WORKBENCH
Intel Atom Processor Development Kit
The Intel Atom processor N270 and Mobile Intel 945GSE Express chipset
development kit provides robust performanceper-watt, power-efficient graphics
and rich I/O capabilities for cost-effective embedded solutions.
The chipset features an integrated 32-bit 3D graphics engine based on Intel Graphics
Media Accelerator 950 (Intel GMA 950) architecture, a 533 MHz front-side bus (FSB),
single-channel 400/533 MHz DDR2 system memory (SODIMM and/or memory down), Intel
Matrix Storage Technology and Intel High Definition Audio1 interface. The chipset delivers
outstanding system performance and flexibility through high-bandwidth interfaces such as PCI
Express,* PCI, Serial ATA, and Hi-Speed USB 2.0 connectivity.
This platform offers an excellent solution for embedded market segments such as digital signage,
interactive clients (kiosks, point-of-sale terminals), thin clients, digital security, residential gateways,
print imaging, and commercial and industrial control. It is part of Intels comprehensive validation process,
enabling fast deployment of next-generation platforms to help developers maximize competitive advantage while
minimizing development risks.
Join Today
This evaluation board lets you get up-and-running quickly with Iinfineons CortexM4 XMC4000 microcontroller. This evaluation board offers many features that ease
your learning curve and speed up your program development.
The CPU_45A-V2 board houses the XMC4500 Microcontroller and three satellite
connectors (HMI, COM, ACT) for application expansion. The board along with satellite cards
(e.g. HMI_OLED-V1, COM_ETH-V1, AUT_ISOV1 boards) demonstrates the capabilities of
XMC4500. The main use for this board is to demonstrate the generic features of XMC4500
device including the toolchain. The focus is safe operation under evaluation conditions. The
board is not cost optimized and is not reference design.
eeweb.com/register
14
15
COVER INTERVIEW
HCC:
EMBEDDED SYSTEMS
Interview with Dave Hughes CEO of HCC Embedded
16
17
COVER INTERVIEW
18
A fail-safe system
can never be fail-safe
without specifying
precisely what it
requires at all levels
from the physical to
the application layer.
19
Embedded
Flash Made Easy
HCC File Systems & FTL provide
truly fail-safe solutions to integrate MCUs
with NAND or NOR flash devices.
20
21
FEATURED ARTICLE
RELIABLE SOFTWARE
can make the Internet of Things
SMARTER, CHEAPER,
22
23
FEATURED ARTICLE
24
HCC has a
number of failsafe file systems
that can guarantee
correct fail-safe
performance.
25
PRODUCT HIGHLIGHT
SSL/TLS SOFTWARE
WITH VERIFIABLE QUALITY
HCCs TLS/SSL is a highly optimized software
module designed to provide secure network
communications for embedded devices.
The software is developed using a rigorous
adherence to MISRA C:2004 and is available
with a full MISRA compliance report as well
as a full UML description. The importance
of using a strong development process and
source code control has been emphasized by
a number of high-profile security problems
caused by source code errors. Network security
requires a high degree of quality and traditional
methods of freestyle coding and test do not
provide sufficient guarantees of correctness.
Key Features
SSL3.0, TLS1.0/1.1/1.2
Full certificate management
All mandatory cipher suites supported
including AES, DES, DSS, EDH, MD5,
RSA, SHA
26
"All algorithms
are implemented
as a individual
libraries and, where
possible, use crypto
hardware support
provided on specific
microcontrollers."
27
PRODUCT HIGHLIGHT
eTaskSync
SMALL, LOW-COST
VERIFIABLE SCHEDULER
eTaskSync is a no compromise, verifiable
scheduler used for running tasks in an
embedded system. It can be used as
a standalone scheduler or as a way to
synchronize and integrate middleware with
existing legacy software. eTaskSync is designed
to provide a subset of the typical functions of
a standard kernel; tasks, events and mutexes.
This approach not only makes it very small
and efficient, but also makes verification and
certification much easier.
eTaskSync is a source code product, delivered
with detailed MISRA compliance reports, MC/
DC and 100% object and statement code
coverage tests. eTaskSync is low cost and can
be used in any general purpose embedded
design, but it is especially suitable for those
that require a high level of integrity and
verification such as industrial, medical and
transportation applications.
Key Features
Fully compliant with MISRA-C:2004
100% MC/DC coverage
28
t0
T1
P0
T2
P1
T3
P2
t1
t2
t3
t4
t5
t6
RUN
READY
WAIT
RUN
READY
WAIT
RUN
READY
WAIT
Software Verification
eTaskSync includes a test suite that performs a
range of tests to verify the design and correct
operation of the software on the target system.
It is provided free of charge with eTaskSync and
provides the following coverage;
100% Statement Coverage every line
of source code is executed at least
once.
100% Object Coverage every
assembler instruction in the object
created by compiling eTaskSync is
executed at least once.
29
PRODUCT HIGHLIGHT
TRULY FAIL-SAFE
FILE SYSTEMS
HCC has invested a great deal of research,
test and development effort over more than
a decade to design truly fail-safe file systems
for NAND/NOR/SSD flash that will always
recover from unexpected system events such
as power loss or reset. Most standard file
systems are not fail-safe and therefore risk
corruption and errors. For product designers
who value the data stored in their embedded
devices or in an embedded application where
a corrupt file system could be catastrophic,
HCC have a solution.
Journal based file systems generally
guarantee only the integrity of the metadata
and are not always deterministic. A transaction
based file system provides integrity for both
file data and metadata, though the commit
points are normally system wide. HCC
employs a hybrid approach for its fail-safe
30
"HCC employs a
hybrid approach
for its fail-safe file
systems and all
implementations
are transactionbased on a file-byfile basis."
31
PRODUCT HIGHLIGHT
SMART METER
FILE SYSTEM
Modern smart-meters must meet significant
technical challenges in order to lower
manufacturing cost, power consumption and
achieve high reliability. HCC has developed an
advanced Smart-meter File System (SMFSTM),
custom designed for the needs of smartenergy and smart-meter applications. This can
result in lower cost of manufacturing, shorter
development time, reduced field maintenance
and longer guaranteed life of operation.
Key Features
Fail-safe data storage, system will always
recover.
Persistent data storage: preserved for 15
years or more.
Minimum number of flash operations to
preserve both the flash and the battery.
Deterministic behavior in the event of
unexpected reset.
16 and 32-bit MCU support
32
33
PRODUCT HIGHLIGHT
Overview of the
LAPIS
Development Board
The LAPIS development board from Lapis
Semiconductor features two of their latest
low-power MCUs, the ML610Q111 and Q112.
These MCUs are based on Lapis proven
U8 RISC CPU, an 8-bit core executing
one instruction per clock cycle, yielding
performance on par or better than typical
16-bit cores executing one instruction for
every three clock cycles. The board allows
engineers an easy starting point on their
circuit designs.
34
35
PRODUCT HIGHLIGHT
Specifications
Included Hardware
Raspberry Pi
Integration
ML610Q112
Micro
ML610Q111
Micro
I/O Pins
from Q111 Micro
Prototyping
Area
Watch Video
To watch a video overview and demonstration of the
LAPIS Development Board, click the image below:
USB Port
for GUI
Debug Port
Reset
36
37
M o v i n g To w a r d s
a
David Elien
VP of Marketing & Business
Development, Cree, Inc.
Clean Energy
Let There Be
LIGHT
FUTURE
Cutting Edge
SPICE
Modeling
MCU Wars
32-bit MCU Comparison
Cutting Edge
Flatscreen
Technologies
New LED
Filament
Tower
View more
EEWeb
magazines
Click Here
Power
Developer
O ct o b er
201 3
From Concept
to
Reality
Sierra
Circuits:
Designing for
Durability
A Complete PCB
Resource
Wolfgang Heinz-Fischer
Head of Marketing & PR,
TQ-Group
TQ-Groups Comprehensive
Design Process
Freescale and
TI Embedded
Modules
Ken Bahl
CEO of Sierra Circuits
PLUS: The
Ground Myth
in Printed
Circuits
ARM
Cortex
Programming