Rebecca Sontheimer

ECEN 248-511
Pre-lab 11
1. The completed state diagram for the combination-lock FSM.
Right == 1
&&
Count == 7

Locked = 1

Otherwise

Locked = 0

Center == 1
&&
Count != 17

Otherwise

2. The combination-lock FSM Verilog module.

`timescale 1 ns/ 1 ps
`default_nettype none
module combination_lock_fsm(
output reg [2:0] state,
output wire Locked,
input wire Right, Left,
input wire [4:0] Count,
input wire Center,
input wire Clk, South
);
parameter S0 = 3'b000,
S1 = 3'b001,
S2 = 3'b010,
S3 = 3'b011,
S4 = 3'b100;
reg [2:0] nextState;
always@(*)
case(state)
S0: begin
if(Right)
nextState = S1;
else
nextState = S0;
end
S1: begin
if(Left)
if (Count == 5'b01101)
nextState = S2;
else
nextState = S0;
else
nextState = S1;
end
S2: begin
if(Right)
if(Count == 5'b00111)
nextState = S3;
else
nextState = S0;
else
nextState = S2;
end

S3: begin
if(Center)
if(Count == 5'b10001)
nextState = S4;
else
nextState = S0;
else
nextState = S3;
end
S4: begin
nextState = S4;
end
default: begin
nextState = S0;
end
endcase
assign Locked = (state==S4)?0:1;
always@(posedge Clk)
if(South)
state<= S0;
else
state<= nextState;
endmodule