PADS Standard Plus Evaluation Guide

PADS Standard Plus
Evaluation Guide
Included in this Guide:
A guided tour of PADS including:
Introduction to PADS Standard Plus
Schematic Capture
Pre-Layout Analysis
Library Management
Constraint Management
Placement and Routing
Routing with PADS Router
Post-Layout Analysis
Archive Management
This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in
specifications and other information contained in this publication without prior notice, and the reader should, in all cases,
consult Mentor Graphics to determine whether any changes have been made.
The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements
between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall
be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.
MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT
NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL
DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO
THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS HAS BEEN ADVISED
OF THE POSSIBILITY OF SUCH DAMAGES.
U.S. GOVERNMENT LICENSE RIGHTS: The software and documentation were developed entirely at private expense and
are commercial computer software and commercial computer software documentation within the meaning of the applicable
acquisition regulations. Accordingly, pursuant to FAR 48 CFR 12.212 and DFARS 48 CFR 227.7202, use, duplication and
disclosure by or for the U.S. Government or a U.S. Government subcontractor is subject solely to the terms and conditions set
forth in the license agreement provided with the software, except for provisions which are contrary to applicable mandatory
federal laws.
2014-2015 Mentor Graphics Corporation
Contractor/manufacturer is:
Mentor Graphics Corporation
8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.
Telephone: 503.685.7000
Toll-Free Telephone: 800.592.2210
TRADEMARKS: The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics
Corporation or other parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics
or the owner of the Mark, as applicable. The use herein of a third- party Mark is not an attempt to indicate Mentor Graphics
as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list
of Mentor Graphics trademarks may be viewed at: www.mentor.com/trademarks.
End-User License Agreement: You can print a copy of the End-User License Agreement from: www.mentor.com/eula.
Contents
Introduction to the PADS Standard Plus

Introduction........................................................................................................ Intro - 1
Design Process Overview.................................................................................... Intro - 2
PADS Standard Plus Highlights............................................................................ Intro - 3
About This Evaluation......................................................................................... Intro - 5
Lesson 1: PADS Schematic Workspace.................................................................... L1 - 1

Lesson 2: Creating a New Schematic...................................................................... L2 - 1
Lesson 3: Component Management...................................................................... L3 - 1
Lesson 4: Wiring Schematic Parts........................................................................... L4 - 1
Schematic Capture
Pre-Layout Analysis

Lesson 5: Signal Integrity Analysis Using LineSim................................................... L5 - 1
Library Management

Lesson 6: Working with Central Library Manager................................................... L6 - 1

Lesson 7: Constraint Creation................................................................................. L7 - 1
Contents
Placement and Routing....................................................................................

Lesson 8: Placing Parts........................................................................................... L8 - 1

Lesson 9: Interactive Routing................................................................................. L9 - 1

Lesson 10: Manual Routing of High-Speed Nets.................................................. L10 - 1

Lesson 11: Autorouting......................................................................................... L11 -1
Post Layout Analysis

Lesson 12: Signal Integrity Analysis...................................................................... L12 - 1

Lesson 13: Thermal Analysis................................................................................. L13 - 1
Archive Management.......................................................................................

Lesson 14: Archive Management......................................................................... L14 - 1
Conclusion........................................................................................................
Appendix 1: ODBC Setup.................................................................................
ii
Contents
Introduction to
PADS Standard Plus
Introduction
Introduction
Design Process Overview
PADS Standard Plus Feature Highlights
About this Evaluation
elcome to the PADS Standard Plus Evaluation. Our goal is

to introduce you to the broad spectrum of highly-integrated
PADS design tools and assist you in understanding how to apply
them to your most complex design situations.
We invite you to use this guide to fully explore both the power
and ease of use of PADS.

Introduction
Further Exploration
This Evaluation Guide will introduce you to the major features

and capabilities of PADS to help you understand how to simplify
your design process to meet the demands of today's world. We
will review key aspects of the workflow from symbol creation to
design capture, to layout, placement of components, routing,
rules and constraints entry, interactive routing, autorouting,
and other areas. The focus throughout this guide is to provide
tips on how to get your job done more efficiently and use PADS
effectively to accomplish the full spectrum of design tasks of
tomorrow's designs today.
Finally, remember that this document is an evaluation guide,

not a comprehensive user guide. Your most complete source of
detailed feature information is the Help.
Every effort has been made to ensure your experience will be
satisfying, but at times we do make mistakes. In the event that
you have any difficulty in using this guide or encounter any need
for assistance, Mentor Graphics is ready to help through the
PADS Community network and SupportNet. Please explore the
wide world of PADS at the following icons:
A Complete Solution
A complete design solution that uses advanced technologies
to deliver a feature rich, truly integrated solution that features
a tightly-integrated workflow, world-class support, and a
comprehensive collection of training resources to help you work
more efficiently. In short, PADS offers time-saving integration,
simplified workflows, and an unprecedented value.
Working Together
We work with real-world design examples and also introduce you
to many of the great new features highlighting some of the more
interesting techniques with steps and lots of illustrations.
Introduction
Intro 1
Design Process Overview
Steps In the Design Process
Taking a new design from concept to completion requires

a designer to pay attention to many details. We all know that
designing a printed circuit board is a continuous process of
making design decisions and tradeoffs. Throughout the design
process, you must weigh a number of conflicting factors and
make calculated design choices in order to obtain the best
possible design outputs.
Knowing that your design tools have the ability to provide and
manage the required content gives you a strong foundation
on which to build your design. PADS Standard Plus offers an
intelligent and predictable fully featured front-to-back design
flow to create quality designs which maintain your constraints.
Though there are hundreds of operations you must perform to

produce a final design, we can distill the process down to a few
basic steps:
1. Creating a Design Project
2. Performing Schematic Capture
Creating the Top Level Schematic
Adding Components to the Schematic
Connecting the Components
Verifying the Design
Performing Design Analysis (pre-layout)
Defining Constraints
Forward Annotating the Logical Design for Physical Design
3. Performing Layout Design
Configuring for Physical Design
Adding Physical Constraints
Placing Parts
Routing Critical Nets
Auto Routing Nets
Generating Plane Structures
Checking Design Rules (DRC)
Post Layout Verification
4. Creating Documentation and Manufacturing Outputs
Creating Schematic Release Documentation
Creating Manufacturing Outputs
Performing Engineering Change Orders (ECO)
5. Archive Management
Partitioning your workflow to align with these steps will help
you establish a structured approach to organizing your design
tasks. It will also provide you with a number of checkpoints for
reviewing your design data.
Create a Design Project
Schematic Capture
with Pre-Layout Analysis
The Design Process
PCB Design Layout

with Post-Layout Analysis
Documentation and
Manufacturing Outputs
Archive Management
Intro 2 Introduction

PADS Standard Plus Highlights
Mentor Graphics, the worlds number one provider of PCB design
solutions, has combined the expansive capabilities of the PADS
product line into a series of affordable PADS offerings. PADS
Standard Plus provides just the right mix of technology necessary
for complex PCB design, supplemented with a variety of add-on
capabilities should your needs change.
PADS Standard Plus offers a complete integrated solution that
improves personal productivity and speeds your time to market.
Available in configurations of increasing functionality, the PADS
Standard and PADS Standard Plus solutions provide low-risk
entry points to the PADS flow.
A PADS Solution for Everyone

PADS Standard and PADS Standard Plus are designed to meet the
specialized needs and job requirements of individual engineers
and PCB designers:
PADS Standard is designed for the Layout Designer who
wants to quickly define and complete PCB designs.
PADS Standard Plus is created for Engineers who want
complete product definition within a single solution and
Layout Designers who need high-speed routing capabilities.
The PADS Evaluation Guide will let you explore and experience
the incredible power and integration available to accelerate
your product development cycle.
Design Definition
The PADS flow delivers the most robust system design capture
and definition functionality available, including intuitive project
and design navigation, unlimited hierarchical support, design
reuse, advanced design attribute and constraints management,
annotation including design constraints, cross-probing with
layout and routing, direct schematic-to-signal-integrity analysis
link and Archive Management. Component management is also
available.
Introduction
Intro 3
Analog Analysis
PCB Layout
Integration with HyperLynx, provides a board-level simulation

analysis and verification environment that is integrated into the
PADS schematic design environment. Using a single schematic to
drive both the simulation and PCB applications, PADS effectively
eliminates costly and error-prone schematic re-entry, therefore
significantly shortening the overall development cycle.
As the standard in desktop PCB layout tools, PADS offers

unparalleled price-performance for the layout and design of
complex circuit boards, including high-speed applications and
RF circuits. PADS offers advanced design rules with real-time
design rule checking, bi-directional crossprobing, RF design
functionality, split-plane generation, auto-dimensioning, direct
DXF import into both the board and part library editors, physical
design reuse, advanced fabrication verification tools, and 3D
viewing. Also available are assembly variant functions, test
coverage auditing, chip-on-board / advanced packaging, and an
interface to third party CAD/CAM tools.
Signal Integrity Analysis

Signal integrity (SI) analysis (powered by HyperLynx) is an
essential part of modern electronic design. Increasingly fast
edge rates in todays integrated circuits (ICs) cause detrimental
high-speed effects, even in PCB designs running at low operating
frequencies. As driver ICs switch faster, a growing number of
boards suffer from issues such as crosstalk, over/undershoot,
ringing, glitching, and timing problems. PADS design solutions
offer powerful and easy-to-use signal integrity capabilities on
the engineers desktop. With pre-layout analysis capabilities for
defining routing constraints, to verification of the routed board to
ensure your design goals are met, PADS design solutions offer a
complete environment for all your signal integrity analysis needs.
Thermal Analysis
Engineers and PCB designers can analyze board-level thermal
problems on placed, partially routed, or fully routed PCB designs.
Temperature profiles, gradients, and excess temperature maps
enable designers to resolve board and component overheating
early in the design process.
Interactive & Automatic Routing

Many designers of high-speed and/or dense designs require
exacting manual control of critical signal traces, but could also
benefit from the speed and built-in intelligence of an autorouter.
The router provides both advanced interactive and sophisticated
autorouting for all applications. Whether interactively routing
with orthogonal, diagonal, or any-angle styles, or differential
pair routing with unique rule assignment or trace length
requirements, the router provides exacting control.
Intuitive graphical monitoring tools provide real-time feedback
for correct-by-design methodology. Proven routing algorithms
enable robust design rules and advanced design constraints
to be applied between objects or groups of objects such as
components, layers, nets, and vias.
The advanced autorouter simplifies routing operations most
suited for an autorouter, including fanout and routing, by
individual components or groups of components.
About This Evaluation
Mouse Usage and Terms
This Evaluation Guide and accompanying lesson files will allow

someone with limited experience with the PADS workflow, the
opportunity to review several of its new features and capabilities. Keep in mind this presentation is a snapshot of the full
range of features PADS provides.
The Evaluation environment delivers the files you will need to
work with to the C:\PADS_Stnd_Plus_Eval\PADSVX.1 directory.
This is necessary since the software has specific parameters that
are setup within the lesson files enclosed.
The content of the evaluation material should include this PDF
file of the Evaluation Guide, and
* Schematic, Simulation and PCB Lesson files
(located in the C:\PADS_Stnd_Plus_Eval\PADSVX.1 directory),
* Datasheets
(located in the C:\PADS_Stnd_Plus_Eval\PADSVX.1\
Datasheet directory) and
* Libraries and other supporting files
(in the C:\PADS_Stnd_Plus_Eval\PADSVX.1\Libs directory).
This evaluation experience is intended to be used with the PADS
software. The evaluation has Lessons dedicated to interfacing
with PADS software. Customers with a desire to run through an
Xpedition flow should request a different evaluation from their
local Mentor Sales and Technical representatives.
Throughout the guide, you will see terminology for RMB,

MMB and LMB direction. These terms refer to Mouse button
usage as shown below:
LMB refers to use of the left mouse button for
selection and deselection of objects under the cursor.
MMB refers to use of the middle mouse button or
scroll wheel for Panning and Zoom In and Out.
RMB refers to use of the right mouse button for
context sensitive popup menus.
Note: View Help for more information about Function Keys and
Mouse Mappings.
Introduction
Intro 5
Evaluation Environment Setup

If youre running evaluation software on your local system, we
encourage you to perform a couple of configuration steps prior to
executing these evaluation lessons in order to synchronize your
system response with the snapshots presented in the evaluation
guide.
Copy the two files (DxDesigner.xml and DxDesigner.wsp)
from the C:\PADS_Stnd_Plus_Eval\PADSVX.1\Libs folder
to the WDIR folder. The location of the WDIR folder is
specified during the PADS VX installation (typically, it is the
C:\PADS Projects) and is stored in the WDIR_PADSVX_1
environment variable on your computer. This synchronizes
xDX Designer environment (color scheme, Navigator settings,
toolbar visibility, etc.) with the steps and snapshots inside the
Evaluation Guide lessons.
Copy the ces.ini file from the C:\PADS_Stnd_Plus_Eval\
PADSVX.1\Libs folder to the C:\Users\<user_name>\
AppData\Local\MentorGraphics\PADSVX.1 folder, where
<user_name> stands for the login name of the user who is
performing the evaluation. This synchronizes the Constraint
Manager environment with the Evaluation Guide.
Typically, you need to perform these steps once, however executing
evaluation lessons changes the environment and if youre rerunning
some exercise you may want to execute these steps at the beginning
of each exercise.
Schematic Capture
In This Section:
PADS Schematic Design Environment and
Workspace
Creating a New Schematic
Component Management
Wiring the Schematic
Schematic Capture
Lesson 1: PADS Schematic Design Environment and Workspace
Your
PADS
Schematic
Design
environment
starts when you select from the Start menu,
Start > All Programs > PADS VX.1 (32bit) > Design Entry >
xDX Designer.
The PADS Schematic Design Start Page contains links to
tutorial information, videos, online help features, and more.
These items can help you become productive quickly. If
you do not wish to see the Start Page, you can toggle it off
by selecting View > Start Page.
The PADS Schematic Design environment follows Windows
navigation standards. It supports pulldown menus, hot keys,
toolbars and tooltips.

The software is object aware so the Right Mouse Button menu
selections will change automatically based on the object selected.
Review the next pages to become familiar with the PADS
Schematic Design environment User Interface and toolbars.
NOTE: We recommend that you perform the environment setup steps
described in the Introduction section. This ensures that your PADS
Schematic Design environment is in sync with the screen shots inside
the Evaluation Guide.
Start PADS Schematic Design Environment

Start xDX Designer from the Start menu to open
xDX Designer to the Start Page.
PADS Schematic Design Environment and Workspace
L1-1
Introduction to the User Interface (Main Window)

Navigator
Pane
Menus
Toolbars
Properties
Workspace
Symbol
Viewer
Open the Lesson 1 Database

Click Open on the Start Page and browse to and select
C:\PADS_Stnd_Plus_Eval\PADSVX.1\Lesson1\Lesson1.prj.
Become familiar with the Main User Interface shown here.
L1-2 PADS Schematic Design Environment and Workspace
Status Bar
PADS Data Management

Search Window
(xDX Databook)
Schematic Capture
Extended Tooltips
All of the toolbar icons contain tooltips to help you understand the commands you select. The PADS Schematic Design environment also
contains extended tooltip animation for most of the commands on the toolbars. These animations provide you with a brief video to minimize
the learning curve and place immediate help at your fingertips. Quick-key commands are also provided within the tooltips.
Practice Viewing Extended Tooltips

Hover over any toolbar icon to see the normal tooltip
along with the Quick-key command. Hover over the
icon again, but leave your cursor over the icon for brief
time (about 3 seconds). The animation for the command
begins playing and shows additional information and
usage for the command.
L1-3
Toolbars
Import
xDX
Remote
I/O Development
Synchronize
Designer Database
Layout
PCB
The Main Toolbar

New
Cut
Print
Paste
Copy
Find/Replace
File
Viewer
Redo
Undo
Package
GRC
Verify
Run Graphical
Rule Checker
Constraint
Manager
PCB
Interface
The View Toolbar

Fit All
Zoom
Out
xDX
Fit
Restore
PCB
xDX
Selected Zoom Databook Viewer
Output
Selection
Filter
Push
xDM
Librarian
(Library
Manager)
Export
Remote
Development
Database
Enable/Disable
Selection Filter
Pop
Addins Toolbar
Zoom
In
Zoom
Area
Save
Zoom
Navigator
ICT Properties My
Add
Viewer
Parts Properties
Mode
Review the Main and View Toolbars

Hover over the Main and View toolbars to see the
tooltips and/or videos associated with each tool.
Push
ICT
Route
Mode
PADS Decal
Preview
Schematic Capture
Toolbars
(Continued)
The Add Toolbar

Select
Net
The Grid Toolbar
Bus
Array
Box
Block Multi-Net
Special
Arc
Connection Components
Line
Cut
Nets
Circle Text
Grid
Units
Add
Missing
Ports
Show
Alignment
Markers
Grid
On/Off
Grid
Spacing
The Transform Toolbar
Delete
Rotate
90
Disconnect
Flip
Mirror
Scale
Stretch
Align
Left
Align
Center
Align Align Distribute Snap to

Top Middle Horizontally Grid
Align
Right
Review the Add, Grid and Transform Toolbars
Align
Bottom
Distribute
Vertically
Bring
Send
Forward Backward
Bring to
Front
Backup
Sheet
Send to Reassign
Back
Names
Manage
Sheet
Backups
Hover over the Add, Grid and Transform toolbars to see

the tooltips and videos associated with these toolbars.
L1-5
Navigator Tree Pane

The Navigator presents you with a central viewport into your
design. All components, nets and other design elements are
available for browsing and querying from this common window.
The Navigator Tree pane, as with all of PADS Schematic panes, is
dockable and can be moved anywhere you wish on the screen.
We will now practice using the Navigator Pane to view all of the
design elements and to jump to various sheets or nets quickly
and easily.
The Navigator Tree Pane
Open the Navigator Tree by selecting the icon on the

Main toolbar if it is not already open.
Double click the name CORPORATE and notice the main

window displays the sheet CORPORATE.1 (the sheet
name is also shown on the tab at the top of the design
window).
Next select the [+] icon located to the left of the
CORPORATE schematic name.
Note: The tree should be expanded to look similar to this
example.
Schematic Capture
The Navigator Tree Pane
(continued)
Double-click Sheet 4 and watch the main workspace

area update to show sheet 4.
Note: Notice the schematic sheet tabs located at the top
display both Corporate.1 and Corporate.4.
Notice there are 2 categories that appear in the

Navigator for the sheet. (Symbols and Nets).
Select the [+] item to expand the Symbols section.
Click any symbol listed and notice the software
automatically selects the item in the workspace window.
This concept is called crossprobing. When you doubleclick an object it will move the schematic page to the
correct location with the object highlighted.
Note: You may need to zoom out to see items selected during
crossprobing in the workspace area (by double-clicking the
object in the navigator).
L1-7
Object Tooltips
The PADS Schematic Design environment supports tooltips
for Symbols (Components) and Nets. The visible attributes are
configurable. Lets take a closer look.
Open Project Settings by selecting Setup > Settings.

Click Display and notice the options for controlling
various display settings including Show Tooltips. Enable
Components and Nets.
Click OK.
Click Selection Filter on the View toolbar and enable
All.
Place your cursor over any component to see the tooltip.
Place your cursor over any net to view the netname
tooltip.
Note: This is a very convenient way to get information without

having to zoom in and out to view and identify an object on
the schematic.
Schematic Capture
Navigation (Pan and Zoom)
Zooming
Click on any open area in the workspace.
Press the F7 (Zoom In) and F8 (Zoom Out) function keys to zoom.
Zoom in and out for practice. You can also use the different Zoom
icons on the View Toolbar.
Another method for Zooming In and Out is to use the Middle Mouse
Scroll Wheel if you have one.
To Pan within the workspace, click and drag the Middle Mouse Scroll
Wheel. The workspace image moves in the direction opposite to the
dragging direction.
Press the Home key (Zoom to Full) to restore the view to the entire
active schematic sheet, or use the Fit All icon.
You can also Zoom To an area by pressing the z key and dragging a
box around the area.
Use the Save Zoom and Restore Zoom icons when you want to be
able to go back to a previous location on the schematic.
Help System
Click Help to access documentation, support,

SupportNet and tips. Take a moment to view
the resources available from this menu.
View all available shortcuts and system
strokes by selecting Help > Show Bindings
and Help > Show Strokes.
Note: Navigational controls can also be configured

in Setup > Settings > Schematic Editor > Strokes,
Pan and Zoom. You perform strokes by holding
down the Right Mouse Button and drawing the
stroke.
L1-9
The Find Function

You can move through a design by cross-probing the design
hierarchy in the Navigator. You can also use the Find function.
Using the Find Function
Select Edit > Find/Replace or click the Find/Replace

icon on the Main toolbar.
Click the More button to open all options.
Take time to read through the options available.

Use the drop-down Within: to define which part of
the design you would like to search. In this case select
Board: CORPORATE (CORPORATE).
Type C2 in the Find what: text box and click Find All.
Note: The number of found items displays in the Find dialog.
Note: When you search, the results will show in the Find/
Replace tab of the Output window. See item # 6 below.
Select the Output tab at the bottom of the window to

activate the Output window. In the Output window,
select the (component) hyperlink to quickly jump to the
capacitor with reference designator instance value of
C2.
Schematic Capture
Using the Find Function
(continued)
Notice the section of the schematic that C2 resides within.
In the Find and Replace dialog search for 698k across

the CORPORATE Schematic.
Notice all parts meeting this criterion are listed in the
output window under the Find/Replace tab.
Close all of the schematic pages by selecting the name

tab first, then click the small x on the sheet name tabs to
close each sheet.
This method can also be used to find nets.
Now enter the net name BSYNC- (make sure to include
the -character) in the Find and Replace dialog to
search across the CORPORATE schematic.
Select the Find All button to search the entire schematic.
There are eight instances of BSYNC- across three
schematic sheets.
Note: When selecting the net, the appropriate schematic
sheet is opened and that portion of the BSYNC- net is
selected. This functionality allows you to check connectivity
throughout your design very efficiently.
Select File > Close Project when you are finished to

close the current project.
L1-11
End of Lesson. This page intentionally left blank.
Schematic Capture
Lesson 2: Creating a New Schematic
The PADS Schematic Design environment provides comprehensive
schematic entry with an easy-to-use GUI. It is simple to navigate;
whether you are adding borders or parts as we will experience during
this exercise.
Creating a New Design
Click File > Open > Project and browse to

C:\PADS_Stnd_Plus_Eval\PADSVX.1\Lesson5\Lesson5.prj and
then the select File > New > Schematic pull down selection or
select the arrow next to the New Schematic icon on the Main
toolbar and then choose Schematic.
Right click the Schematic sheet name (Schematic1)
in the Navigator and rename it to Logic_YourName
(for example: Logic_JohnSmith).
Note: The schematic shown will be constructed during the following exercises.
L2-1
Adding and Placing a Border

Adding borders into a schematic can be automatic or manual.
Sometimes it is difficult to predict in advance just how much
room your design might consume on a sheet (or sheets). You can
start a design with a specific border size, and at any time during
the design process, change the border to a size that more closely
fits the design requirement. We will cover a few ways to add
borders in some of the exercises that follow.
Adding a Border
A border can be added automatically by selecting
Setup > Settings > Schematic Editor > New Sheet from
the main menubar and enabling the Automatically add
border to new schematic sheets option.
NOTE: The setting Automatically adds a border to new
schematic sheet box is unchecked by default.
You can also add a border manually by placing the cursor

in the working area, right-click, then select the Insert
Border menu selection.
Note: When adding a border using this method it is taking the
symbol defined in Setup > Settings > Project > Borders and
Zones for the specified sheet size/orientation.
Change the sheet size of this new sheet to a C size sheet.

Right-click inside the workspace and click Properties
from the menu. Select the C-size from the Drawing Size
drop-down in the Properties window.
Right-click inside the workspace area and select Change
Border from the menu. Click the [+] sign next to the
Borders item in the Change Border dialog to expand the
listing. Select csheet.1 from the Borders library partition
and click OK to change the border to this symbol.
L2-2 Creating a New Schematic
Schematic Capture
Placing Parts
Placing Parts into the Schematic (Manually)
Click the xDX Databook icon on the View toolbar
to open the window. Within the Symbol View

(CL View Tab) of the dialog, enter RES in the filter field
directly above the Symbol column header. Only symbols
starting with RES are shown. Select resistor from the
partition CorporateDemo.
In the Place Symbol window, place the cursor over the
resistor.1 shape, hold the Left Mouse Button down
and drag the symbol into the schematic working area.
Release the Left Mouse Button to drop the part.
Lets add a second symbol. First select Clear Filters,
then enter capn in the Symbol Filter entry. The program
finds the CAPNONPOL capacitor. Select CAPNONPOL to
load it in the Symbol Preview window.
Place the cursor over the symbol displayed, hold the

Left Mouse Button and drag the shape into the working
area. Release the Left Mouse Button to drop the part.
L2-3
Placing Parts into the Schematic (continued)

Click Clear Filters, scroll down to find the
CorporateDemo item and then expand the symbol list
by selecting the [+] sign. Find and place symbol 145421
using the same method defined in step #4.
Find and place symbol 74192 again using same method
as above.
You should now have 4 symbols on your schematic.
Schematic Capture
Adding Power and Ground Connections
Open the Settings dialog using Setup > Settings.
Navigate to Project > Special Components. Then, select

Power from the dropdown menu and verify that the
power.1 symbol is available from the builtin partition.
(If available, go to Step 4.)
If not, click the New icon. A new dialog will open and
allow you to browse the libraries for a power symbol.
Select the power.1 symbol from the builtin library
partition. Click OK.
Follow the same process but this time select Ground

in the Special Components dialog. If the symbol gnd.1
is available from the builtin library, go to Step 5. If not,
click the New icon and from the builtin library partition
select gnd.1 and select OK.
Select the OK button to exit the Settings dialog.
Now, on your Add toolbar you will have the Power and
Ground symbols available from the Special Components
icon. Click the arrow next to the Special Components
button to see the list of available components. When
you place symbols from this list, they will default based
on your settings from steps 3 and 4.
Select the POWER > builtin:power.1 symbol from the
available choices.
Note: Notice a Power pin should be on your cursor.
Left-click to place the power symbol in the working

area. When you have placed it right-click to release the
command.
Follow the same steps to add a Ground symbol to the
schematic.
L2-5
Placing Favorites and Recently Used Symbols

Placing symbols using the My Parts window can enhance your
productivity by allowing placement of commonly used symbols,
along with Favorites and Recently Used symbols.
Select View > My Parts to open the window.

Click the Special Components section of My Parts to review
the list of Power/Ground and other special symbols. This list
provides an alternative way of placing special components.
You can pick the desired symbol and drag it to place it in the
workspace.
Click the Recently Used section of My Parts. Select gnd.1 and
drag it to the working area and release the left mouse button
at the desired location. Place one more power.1 symbol on
the schematic using this method. This is an easy method to
utilize symbols already placed within your schematic.
Click on the Favorites section of My Parts, then from the
Symbol Preview (Place Symbol) window drag the 145421
symbol to the section. Any parts that you will use often in the
schematic can be placed here so that you do not to search
for them again.
Right-click the 145421 symbol in the Favorites section and
click Delete item to remove it from the section.
Close the My Parts window.
Schematic Capture
Copying Symbols
We are going to need two resistors in this schematic
example. Press and hold the CTRL key on your keyboard.
With the key pressed use the Left Mouse Button to
select and drag away from the first resistor. As you drag
your mouse, a copy of the resistor will be on your cursor
and ready for placement.
Using the previous method (CTRL + Left-click and drag)
add two more capacitors.
Select a capacitor and create the fourth capacitor
instance using Ctrl +C and Ctrl +V shortcuts.
Note: Right-click to remove the part from your cursor once the
new part is placed.
L2-7
Arrays
The Array feature can be used to add multiple objects.
Using Arrays
Using the Left Mouse Button, select a capacitor.

Select the Array button to begin the array process.
Fill in the Array box as shown: Rows = 3, Columns = 1.
Click OK. The parts are automatically added and as you
drag the cursor, you can expand the array until the parts
are spaced as shown (3 rows and 1 column).
Use the u hotkey or the Ctrl +Z key combination to undo
this Array.
Schematic Capture
Moving, Rotating and Mirroring Symbols
There are three ways to rotate objects within the PADS Schematic
Design environment. The first is to use the Rotate button. The second
way uses the F3 key during placement or move. The third way uses the
options from the popup menu. You can easily mirror a symbol during
placement by using the Mirror button on the Transform Toolbar, or
right-click the object and select the Mirror command from the menu.
Lets review a few examples.
Moving Symbols
Arrange the components as shown in the figure.
To move components, select and hold the Left Mouse
Button down while the cursor is over the part you wish
to move. Drag the cursor to the desired location.
Release the Left Mouse Button to drop the part.
NOTE: The two capacitors located in the lower right can be
deleted by selecting them and hitting the Delete key located
on the keyboard.
You can select and move multiple components

simultaneously. Hold down the CTRL key while selecting
all desired parts with the Left Mouse Button.
Release the CTRL key, press and hold the Left Mouse
Button to drag the cursor and any selected parts to a
new location.
Release the Left Mouse Button to place the parts.
L2-9
Rotate a Symbol
Click one of the resistors to select it. Click Rotate 90 Degrees.
Note: The Rotate 90 Degrees button is located on the Transform
toolbar. If the toolbar is not active, go to View > Toolbars and select
Transform.
Click and hold on one of the resistors, then drag the cursor.
Note: The symbol moves with the cursor.
While you move the part, press the F3 key and notice the
part rotates 90 degrees clockwise.
Release the mouse to place the rotated resistor.
Right-click on one of the capacitors, then select Transform >
Rotate from the popup menu.
Note: The part rotates at the cursor.
Use the u hotkey or the Ctrl + Z key combination to undo this

rotation.
Flip and Mirror a Symbol

Select the IC symbol on the right.
Click the Flip icon on the Transform toolbar. This flips the
entire symbol along the X-axis. Click Flip again to return the
symbol to normal.
Select the same IC again, this time click the Mirror icon.
Notice the Symbol now mirrors along the Y-axis. Click Mirror
again to reset the symbol to normal.
Schematic Capture
Using Dynamic Grid Alignment

Dynamic Alignment makes the task of arranging components easier.
Arranging Components with Dynamic Grid Alignment

You will arrange the components similar to the picture shown.
On the Grid toolbar enable Show Alignment Markers.
Select the first capacitor symbol and drag it to the desired location.
Release the mouse to drop the symbol.
Select the second capacitor symbol and place as shown.
Select each of the remaining capacitor symbols and note the
Dynamic Alignment Markers showing that the symbols are aligned
and at the same spacing as the two symbols placed in steps 2
through 4.
Place the PWR symbols as shown and note the grid alignment
markers show when the symbols are aligned in both the X and Y
axis.
Place the remaining symbols as shown using the grid alignment
markers.
Grid Alignment Markers can also be used to align text or other
objects
Delete the two capacitors on the lower right by selecting them

and pressing the Delete key.
Note: Another way to do this is to right-click and select Delete from the
menu that appears.
L2-11
Review Questions
1 Can I change the size of a border after I have started creating my schematic?
2 Can I mirror a symbol such as a transistor or logic gate?
3 Am I limited to the PWR and GND symbols that are supplied in the library with the PADS Schematic
Design environment?
4 When would I want to create an array of components?
5 Do Properties rotate with a symbol?
Review Answers
1 Sometimes it is difficult to predict in advance just how much room your design might consume on
a sheet (or sheets). You can start a design with a specific border size, and at any time during the
design process, change the border to a size that more closely fits the design requirement.
2 You can easily mirror a symbol during placement by using the Mirror button on the Transform
Toolbar, or right-click the symbol and select the Mirror command from the menu.
3 Though the library contains a selection of PWR and GND symbols, you are free to add any custom
symbols to the library that you require in your design.
4 Many designs contain groups of identical components such as switches, LEDs or decoupling
capacitors. For example, some designers put all of the decoupling capacitors for a design in a group
arrangement on the last page of the schematic. Using the Array command, you can place large
grouping of these components with a few mouse clicks.
5 Properties do rotate with a symbol, however you must be careful when doing this if you want the
visible properties to maintain a specific visual relationship to the component. In some cases, such
as discrete components (capacitors, resistors, diodes), it is preferable to create a separate symbol
for a horizontal orientation and the vertical orientation. This alleviates the need to make any fine
tuning adjustments to the visible properties after the symbols have been placed.
Schematic Capture
Lesson 3: Component Management
PADS Component Management is powered by xDX Databook,
enabling design engineers to access all component information
without data redundancy, multiple libraries or time-consuming
tool overhead.
This exercise will guide you through using the PADS centralized
library, adding a new library, placing complete parts containing
specific property data into the schematic, and verifying the
component to ensure design quality, and to show you how PADS
can help you get your job done right the first time.
Open xDX Databook Inside PADS Schematic Design

Note: To use xDX Databook, an ODBC data source must be created to point
to the database, then xDX Databook must be attached to this data source.
See the Appendix at the end of this document for details on performing the
ODBC setup. These steps should be performed only once before the first
use of xDX Databook.
Start xDX Designer from the Start menu to launch PADS

Schematic Design environment.
Select File > Open > Project then select
C:\PADS_Stnd_Plus_Eval\PADSVX.1\Lesson4\Lesson4.prj.
Searches can be based on multiple parameters and display a symbol preview of the selected part.
L3-1
Open xDX Databook Inside PADS Schematic Design

(continued)
Since xDX Databook is already configured for Corporate.dbc

for this exercise, we will now open the schematic and
xDX Databook information pane.
In the Navigator Pane, double-click CORPORATE to enable

Sheet 1.
If it is not already open, select the xDX Databook icon from
the View toolbar to open the xDX Databook window pane.
Inside the xDX Databook window, click the New Search
Window icon unless the Search tab already exists.
Selecting Libraries with xDX Databook

The Library dropdown list displays a list of all available
libraries as described in the component information
source database. All of the libraries listed are those that
are defined as Tables directly in the Access Database.
Choose ICS from the Library dropdown list.

Note: The system now searches the access database and lists all
the components in this library.
Take a few minutes to look at the information contained

for ICs. Select the scroll bar located at the bottom of the
xDX Databook window and scroll the window all the way
to the right. You should see a column labeled Datasheet.
These are links to Datasheets that describe more about
the parts.
Now choose Resistors from the Library dropdown list.
Schematic Capture
Component Selection Using a Query
When using a standard library configuration with traditional
design tools, you must take the time to enter properties for
every existence of a part. This can be very time consuming and
error prone. This process may also force the creation of hundreds
Building a Component Query
of extra schematic symbols. In this exercise you will see how

PADS Schematic Design environment reduces the need for extra
symbols. You will also see how easy it is to search and select
specific parts from a list of potentially thousands of parts.
Select the Query Builder button to start setting the

query criteria for part selection.
With the Query Builder dialog open, select the Condition
button.
Select from the dropdown list in each setting

(Value, =, 10K). Select the Add button to set the criteria.
The Query Builder dialog now shows the query in the
lower portion of the dialog.
Select the OK button in the Query Builder to activate
the search based on this criteria. The resulting data
displays in the Search tab.
Note: Notice the resulting data is based on value equaling

10K.
L3-3
Search and Place

Now narrow the search down further to Resistors with
10K Values and CC1206 cell (decal) name. Select the
Query Builder again, select the AND button, select the
Condition button, set the 1st field to Cell Name, set the
2nd to =, set the 3rd to CC1206 then select Add button.
Select the OK button to perform the new search based

on the new criteria.
Note: Notice the quantity of available parts has been reduced
significantly based on the search criteria just set.
Select the Query Builder button once more,

select the AND button, select the Condition
button, set the 1st field to Cost, set the 2nd
field to <, set the 3rd field to 0.04. Click Add
to include the additional criteria and OK to
narrow the search.
Schematic Capture
Search and Place (continued)
The column headers can also be used to sort the results
ascending or descending. In this case we have already
filtered to only four results but we could have used
fewer filters and then sorted the value column to find
the desired part.
Select the Part 103-RES from the results display. Notice

the entire line is highlighted and the symbol preview
displays for the part.
While the Left Mouse Button is still pressed,
drag the symbol onto the schematic and
release your mouse button where you would
like the resistor to be placed. You can also drag
the symbol directly from the Symbol Preview
window into the schematic.
L3-5
View and Edit Properties

If the Properties window is not already displayed,
click the Properties icon on the View toolbar
to open the Properties window. Notice how
the Component Management system added all the
properties to the symbol. These properties were added
to the generic symbol when the part was added to the
schematic. You no longer have to worry about making
manual errors when adding the properties.
While in the Properties Editor, change the Value property
field from 10K to 100K by entering the new value in the
Value column and check the box next to the 100K value
to make the value visible in the working area.
Now select and drag another schematic symbol onto the

schematic sheet so the two new resistors display.
Change the Libraries: setting from Resistors to
Capacitors.
Perhaps you need a decoupling capacitor but have not
decided on what value of decoupling cap to use. Select
any available capacitor listed in the xDX Databook pane,
then click the Add New Component with only Common
Properties button to add a generic component to the
schematic.
With the new part active on your cursor, move both the
cursor and the symbol over the working area
and left-click to place the part and then
right-click to finish the action.
Note: If you look at the Properties Editor, you will
notice the capacitor has no Value property and is
missing many other properties. You can run a
complete verification to ensure all parts are
compliant with the component information
database.
Note: We made a unique change to a part so the part number no

longer matches the defined resistance value. This condition could lead
to a very expensive problem due to the way parts are ordered through
a companys purchasing department. Part numbers that do not match
corresponding properties generally lead to overstocks and delays in
schedule. Both are costly to correct and can be avoided using Component Management in PADS. Lets look at how PADS Schematic Design
environment can find these inconsistencies and resolve them quickly.
Schematic Capture
Verification
The PADS Schematic Design environment has the ability to run
verification on a group of selected items, a single schematic
sheet, or an entire design. The functionality is similar but for this

exercise you will do a verification of the parts we just placed.
Verification
Select the Selection Filter icon located on the Main toolbar.
Enable only the Symbol check box, then click the X button
to close the Symbol selection box.
Use your Left Mouse Button to drag a select box around

the three symbols we just added.
Click the New Live Verification Window button located in
the xDX Databook display.
Note: This button is also used for verifying an entire page if no

items are selected when it is activated.
A new Verify tab displays in the xDX Databook window

showing the three parts color-coded.
(Yellow) Indicates a component has multiple matches. This is the

generic capacitor we added.
(Green) Indicates the properties on the schematic match the
database and only one part matches.
(Red) Indicates that there is a conflict between the database and
the schematic and no parts match. This is the part where we
changed the Value so it no longer matches the Part Number.
You will now fix the problem with the capacitor which is
not correctly specified. Double click on the Yellow Circle
or the part listing next to the yellow circle.
On the right hand side a search window opens up with
the common properties automatically applied as filters.
Select any part listed in the search window.
Select the Annotate Component with all Properties icon

to add the correct part information.
Notice the circle changes from yellow to green and the Properties
window now shows the capacitor as a completely defined
symbol/part.
L3-7
Correcting Database Conflicts

Now we will correct the part that we created the problem on
when we changed the Value to 100K.
Correcting a Database Conflict

Double-click on the part that contains the last remaining red circle.
On the right hand side a window is displayed, scroll
through it and notice the properties in red. Notice the
Value is in red because it does not match the database.
Scroll over to Value property name, then right-click and

select Remove Condition from the menu.
The system will search the database and find the part
that matches the previously defined conditions. Notice
that the verify routine has locked onto a single part.
Left-click the new part number.
Now select the Annotate Component with Common
Properties icon to change to the new part.
We have now corrected the problem of the properties
and the part number not being equal.
Note: The Properties window now shows the resistor has all
the properties of the part you selected.
Select all three parts you placed using the CTRL key +
Left Mouse Button.
Press the DEL key to delete the added parts.
PADS combined easy-to-use libraries with powerful design and
verification capabilities, to make schematic design accurate,
quick and efficient. It is simple and intuitive, creating the
ultimate user experience, shortens your learning curve and
provides leading performance.
Do you want to experiment with PADS some more? Try
another evaluation, and see how PADS can help you get your
job done right the first time.
Schematic Capture
Review Questions
1 What is the advantage of using Component Management?
2 Will PADS work with my existing component database?
3 How complex can I make my search parameters?
4 Why use Verification?
Review Answers
1 Sorting through a library of a couple of hundred parts might be tedious, but not impossible. Doing
the same for a library (or libraries) of thousands of parts would be extremely time-consuming
and difficult to manage. Fortunately, PADS Schematic Design environment allows you the ability to
perform very complex filtering and searches on large databases of components and presents you
with a selection of candidate parts.
2 PADS Schematic Design environment will work with most ODBC-compliant databases allowing
you to access the wealth of purchasing and engineering data that may already exist within your
company. This connectivity also extends the capability to populate the properties of components
in your design directly from the information in your company database(s).
3 You can build very complex searches so that you can quickly narrow a search of thousands of
components down to a select few for consideration in your design. These searches are cumulative,
so you can start out with a broad range of parameters and then add additional qualifiers until you
have found the desired part.
4 When creating a schematic with a large number of symbols, it is sometimes necessary to edit values
and properties as the design evolves. These changes can sometimes elude updating until later in
the design process. Verification allows you to periodically compare your design database against
your component database to resolve any changes or conflicts.
L3-9
End of section. This page intentionally left blank.
Schematic Capture
Lesson 4: Wiring the Schematic
Connecting the Components with Nets
There are a few ways to add nets to components. This section will experiment
with a few different options.
Connecting by Abutment
In PADS Schematic Design environment, click File > Open > Project
and browse to the C:\PADS_Stnd_Plus_Eval\PADSVX.1\Lesson6\
Lesson6.prj file. In the Navigator, expand the Blocks section and
double click the schematic Logic_YourName to open this sheet.
Lets zoom in closer to the ICs. To do this select the Zoom Area icon
on the View toolbar and create a frame around those two symbols.
Select the smaller IC of the two ICs located in the schematic. Press
and hold the Left Mouse Button, to drag the smaller IC over toward
the larger IC placing the pin edges directly over each other.
Release the part by releasing the Left Mouse Button.

Reselect the smaller IC again and drag it away from the larger IC.
The pins are automatically connected as we drag the second IC
away from the first.
Creating Nets Using Net Mode

Select the Net icon on the Add toolbar (or enter n using the
keyboard) to put the software in Add Net mode. Notice that the
cursor shape changes.
Add a connection to Pin 4 of the IC located on the left hand side.

Using the Left Mouse Button, select the pin and hold the button
as you drag the connection to the left. When the net is long
enough release the button to drop the connection.
Do the same thing for pins 5, 9, and 6 on the IC located on the
left hand side.
Press ESC or select the Select icon on the Add toolbar to exit net
mode.
L4-1
Creating Nets using Multi-Net Connection
You can automatically connect multiple pins based on your

selection order to speed up connecting your schematic.
Select the Multi-net icon from the Add toolbar.

On the left IC, use frame select to select pins 14 and 19
in the order shown. Start your frame selection from the
Top and to the Right of the pins.
NOTE: The selection order of the nets is numbered.
To add the connections, frame select (draw the frame

starting from the upper right corner) the upper pins
on the two capacitors in the order you want them to
be connected. Note the connection ordering numbers.
Stay in Multinet connection mode and proceed to the
next exercise.
NOTE: Do not right-click to exit the command.
Manually selecting Multiple Pins
While still in the Multi-net connection mode,

select pin 7 on the left IC.
While pressing the CTRL key, also select pins 12
and 11. Note the ordering.
Now release the CTRL key and select Pin 2 of the
lower left resistor, then select Pins 1 and 2 of the
upper left resistor in the proper order as shown.
Right-click to exit the Multi-net connection
command.
Click the Undo icon from the Main toolbar to
remove these connections so you can practice
connecting the nets outside of net mode in the
next segment.
L4-2 Wiring the Schematic
Schematic Capture
Creating Nets Outside of Net Mode
For the IC on the left hand side, right-click the left side
of pin 7.
Move the cursor to the resistor located next to it on its
lower left hand side.
Note: As you move the cursor, a net is added and follows the
cursor.
Left-click to select the resistors upper pin to connect

the net to it.
Create the connections as shown on the schematic. Do
not worry about assigning signal names at this point.
You will do that next.
L4-3
Naming Nets and Placing Labels

Naming Nets
Double-click the Net from pin 13 of the IC symbol on
the left side (bottom of device).
Note: If you have difficulty selecting a net, enable

Name, Net and Bus in the Selection Filter.
The Properties window opens. Enter the name C/BE3.

Select the net name in the working area and drag it to
the left of the net.
NOTE: If you move the net when attempting to move the
label, then you have the net selected in addition to the label.
Try zooming in closer or using the Selection Filter to enable
Name.
Double-click the net connection from pin 21, then name

this signal C/BE2.
Click in an open area to release the signal name and the
selected connection.
Now select the signal name again, and drag the signal
name to its desired location.
Schematic Capture
Adding Names Using the Navigator
In the schematic, select the net connected to pin 4 of the
IC on the left. The corresponding net in the Navigator
highlights.
In the Navigator, right-click Rename, then enter

the desired name and press Enter. Rename the net
connected to pin 4 to ~CE. Using a ~ will create an
inverted pin name.
Another way to set pin inversion is to use True/False in

the Properties window.
L4-5
Adding Symbols with Named Net Stubs

You can also add nets when you place symbols in the schematic.
Start by checking to see if the xDX Databook window
is displayed in your xDX Designer workspace. If not,
select the xDX Databook icon from the View toolbar to
activate this pane.
Click the Search tab in the lower left corner of the

xDX Databook window, then select the ICS library from
the dropdown list. Select the part with the Part Number
attribute equal to 74HC192.
NOTE: Searching is case sensitive.
Before placing the symbol on the schematic, click Add

Component with Net Stubs and Add Pin Labels To Nets
icons on the left side of the Symbol viewer.
Click Add New Component With All Properties icon and
click the desired location to place the component on the
schematic.
Notice that all pins have net stubs connected and they
are all named according to the corresponding to the pin.
Schematic Capture
Setting Properties for Parts
Property Visibility
Check that the Properties window is
active in your workspace. If not, open
the Properties window by selecting the
Properties icon on the View toolbar or by
double-clicking the desired object.
Select the IC on the left side.

Note: If you have difficulty selecting a part,
enable Symbols in the Selection Filter.
Note: The properties for this component
display in the Properties window.
Every property has a Property Name

and Property Value that is displayed in
the Property and Value columns of the
Properties window. To make a property
name visible on the schematic, you enable
the check box next to the property name in
the Property column. Notice the checkbox
next to the Ref Designator property name
in the window.
Enable the check box next to the

Ref Designator property name. Notice
Ref Designator is now shown below the
symbol. To make only the value visible
enable the check box next to U? and
disable the box next to Ref Designator.
Now only the value U? is visible.
L4-7
Adding New Properties

To add a new property on the schematic the property
must be enabled/defined in the Property Definition
Editor inside library management.
(To do this, click the xDM Library Tools icon
on
the Main toolbar and then select Tools > Property
Definition Editor). This helps users standardize on
required properties within the company and also
prevents typing mistakes. Take a look at the properties
available and then click Cancel to close the Property
Definition Editor and exit xDM Library Tools.
NOTE: If any new Properties are required in your designs, you
must define them in xDM Library Tools first. After making a
change, you will have to run Tools > Update Libraries or exit and
re-invoke PADS Schematic Design environment before the
properties are available for assignment.
Make sure the Properties window is open and the IC on

the left is still selected before adding the new property.
In the Properties window click in the blank cell at the
bottom of the list and select Company Part Number
from the list.
Enter 510_5V_IC for Value.

Select the IC on the right side of the schematic.
Enter the following property information:
Company Part Number = 506_5V_IC
DATASHEET = C:\PADS_Stnd_Plus_Eval\PADSVX.1\
Datasheets\CD54HC192.PDF
Note: This last step links the part to a datasheet. A link can be
made to any type of document or website. The document can
be launched directly from the schematic.
Select the symbol and then right-click and choose

Open Hyperlink > Datasheet.
Note: This opens the appropriate datasheet in Adobe Acrobat.
In Adobe Acrobat, close the datasheet.
Schematic Capture
Change/Edit Properties
Select the resistor on the bottom left.
Add or change the following properties:
Part Number

RESISTOR1206
Company Part Number 107-RES
Cell Name

CC1206
Value

5.1K
Tolerance

1%
Power

250mW
Select the resistor on the top left.

Add or change the following properties:
Part Number
RESISTOR1206
Company Part Number 101-RES
Cell Name

CC1206
Value

10K
Tolerance

1%
Power

250mW
L4-9
Adding Properties to Parts Simultaneously

Select the top left capacitor.
CTRL + click each of the other two capacitors.

Note: All three of the capacitors are selected and their
properties are listed in the Properties window.
In the Properties window click in the blank cell at the

bottom of the list to add a new property.
In the Property column select Company Part Number.
In the Value column field (directly across from the
Company Part Number property) enter the property
value of 12301-CAP.
Press Enter to complete the property assignment. Now
if you select each capacitor individually you will notice
they all have the same Company Part Number property.
Add the following properties to all three capacitors.

Part Number
CAPNONPOL
Cell Name
CC1206
Value
10U
Tolerance
5%
Voltage
16V
When you have finished adding the properties, review
the assignment on each individual part, then close the
schematic sheet.
Working with the Bus Model

Creating a Bus
On the Main toolbar, click the arrow next to the

New Schematic icon, then select Schematic
from the drop-down list to begin a new
schematic.
The new schematic is in the Blocks section on

the Project Navigator and is called Schematic1.
Place 2 instances of the symbol SymbolTest.
Check that your xDX Databook window is
displayed (if not, select the xDX Databook
icon from the Main toolbar). Select the Show
CL View icon on the left hand side of the
xDX Databook window, then switch to the
Symbol View tab in the upper left corner.
Expand the CorporateDemo library partition

using the [+]character, find and highlight the
SymbolTest symbol.
Note: You could also enter SymbolTest into the
search field above the results display area and let
xDX Databook find any matches in the list of libraries.
Click the Place Symbol button in the Symbol

Preview window to place them on the
schematic.
Right-click to release the cursor from Placement
mode.
Next, zoom in to the left side of the symbols.

Using the Bus icon on the Add toolbar, place a
vertical bus to the left of the symbols and press
Esc to exit the command.
Label the bus by assigning the A[15:0] value
to the Name property for the bus inside the
Properties dialog.
L4-11
Connecting a Bus to Component Nets

There are 2 ways to connect these symbols to this bus.
The first method connects the nets from the bus to the
component.
Position the cursor over the created bus segment

and right-click (directly across from the pin 2 on
the left, below CLK) where you want the first net
to connect and click Rip Nets.
NOTE: If you do not see the Rip Nets menu pick then
you may need to click into the design view to unselect
the bus and then try again.
Select the nets you want to use using CTRL + Click

or Shift + Click methods. In this example, we are
going to use A[15:8] from the Rip Nets dialog to
connect to the top symbol.
Click OK to place the nets on the
bus starting where you last clicked.
Use the CTRL+SHIFT+Mouse Scroll Wheel to
spread the Bus Bits as needed. When the net
lines are in-line and touching the symbol pins,
click to connect them.
NOTE: Verify that the Grid is enabled (Grid On) .
Schematic Capture
Connecting Component Nets to a Bus
This
is
the
second
way
to
connect
these symbols to this bus. This method
connects the nets from the component to the bus.
Select the bus nets you added in the previous
steps using the CTRL + Click method.
Click the Copy icon on the Main toolbar to place
the nets on the clipboard.
Zoom the schematic to the second IC. Click the

Paste icon, and move the pasted nets to the
location as shown. When the net line ends are
aligned with the second IC pins, click to connect
the nets to the IC. Press the ESC key on your
keyboard to exit the command and to select the
added nets.
Note: The Connection indicators (*) help to adjust the
nets into place.
Use the Add Properties Mode icon on the View

toolbar to invoke the Add Properties dialog box,
and set the following.
Type = Net
Property = Name
Range = Enabled
Prefix = A
Value Dec= 7 and Delta = -1
This names all of the nets and allows you to use
the cursor to drag them to connect up to the bus.
Click Apply to place the Bus Bits.

Click on one of the nets to drag them towards the
bus. When the nets are over the bus, release the
left mouse button to connect them.
Close Add Properties dialog.

L4-13
Review Questions
1 Do I need to connect every net at all points?
2 Why add names to nets?
3 Which properties should I make visible in my designs?
4 When would I add properties to parts simultaneously?
5 Why would I use a bus to represent connectivity of multiple connections?
Review Answers
1 As long as the schematic accurately represents the desired connectivity, it is not necessary to connect
every net to all points. Connectivity can be established by naming the nets, and as long as all net stubs are
identically named, connectivity will exist.
2 In addition to establishing connectivity, net names also help identify signals in very complex designs. Some
designers will name their nets with a convention that represents the source and destination of the net (such
as FPGA_A\S3_A_MEM_A_ADDR0). This makes it easy to identify the purpose and connectivity of a net just
by examining the name.
3 Which properties you choose to make visible is primarily a decision based upon the intent of the document.
Most designers choose to have reference designators (Ref Designator) visible along with component values,
tolerances, wattages and component names. This is a very individual decision and each company may find it
necessary to set their own standard. The PADS Schematic Design environment allows you to set the visibility
of properties down to the individual component level.
4 If your design contains a quantity of identical components, it may save a lot of time if you select the group
of components (either in the workspace or through the Navigator) and then assign/change the properties
for all of the components simultaneously. This helps to promote uniformity and continuity across the design.
Remember to verify the components when you have finished the design.
5 Connectivity can be accomplished by using individual nets to connect each point, or by naming each of
the nets. Showing all of the connections on a schematic can make the schematic difficult to read and add
unnecessary visual clutter. An alternative is to use a bus to represent a group of nets (such as an address or
data bus) that connect to a number of points (or sheets). This allows you to show the connections at the
components but represent the group across the design with a single (wide) net line. The bus is identified
with a label that shows all of the signals represented by the bus (such as ADDR_BUS_0:15).
Pre-Layout Analysis
In This Section:
Pre-Layout Signal Integrity Analysis
Pre-Layout Analysis
Lesson 5: Pre-Layout Signal Integrity Analysis
HyperLynx LineSim is a pre-layout PCB design simulation
and analysis tool that enables you to evaluate the
signal integrity performance of signal nets. In this exercise,
you will experience the process of selecting a net for
simulation, reviewing Simulation Models assigned in

PADS Schematic Design environment, selecting a net for
analysis, perform an analysis and save the analysis results
for future use.
LineSim Link
LineSim Link can export a net to HyperLynx LineSim for
pre-layout simulation.
In PADS Schematic Design environment select
File > Open > Project and select
C:\PADS_Stnd_Plus_Eval\PADSVX.1\Lesson10\
Lesson10.prj.
In the Project Navigator, double-click the Lesson
10 board, then double-click the CORPORATE
schematic to display the list of schematic sheets.
Now double-click the Memory schematic sheet
in the Project Navigator.
Zoom to the upper left IC shown on the Memory
sheet. Select the IC U15.
Note: Set the Selection Filter
necessary.
to Symbol if
In the Properties window, review the assigned

Simulation IBIS models: SIM_MODEL and
SIM_MODEL_FILE. (You may need to scroll down
to see them).
Note: If the Properties Window is not visible, click the
Properties icon
on the View toolbar.
L5-1
LineSim Link
(continued)
Make sure that the Net and Bus item is

enabled in the Selection Filter.
Select the
net
DATA_BUS0
starting
from
U15.13.
Right-click and choose LineSim Link.
In the LineSim Link dialog, enable Complete
schematic (export including interconnections) in the
Schematic Contents section, then click Load Data from
xDX Designer.
Note: You can change parameters to the Transmission Line

Properties. We will not make any changes and use the default
settings.
In the Schematic Topology tab, review the drivers and

receivers for this net. Expand both Electrical Net 1 and
DATABUS0 by selecting the [+] next to each of them.
Note: U13 is set as a driver, and U15 and U26 are receivers.
Select U15.13 in the DATA_BUS0 Electrical Net sub-tree

and select the up arrow icon to move the topology to
match the order as shown in the image below.
On the Options tab, select Export to HyperLynx.

Click Yes to overwrite existing files, if needed.
L5-2 Pre-Layout Signal Integrity Analysis
Pre-Layout Analysis
Launch HyperLynx LineSim
PADS Analysis will open with the DATA_BUS0 net
loaded into the LineSim Free-Form Schematic Editor for
simulation using the models assigned in PADS Schematic
Design environment.
In HyperLynx, select the Edit Stackup icon.
Review the cross section of the 6 layer
board, then close the Stackup Editor.
L5-3
Assigning Models
You need to assign a missing model to U13. Select
U13, right-click, and select Assign Models.
In Assign Models, click Select.
In Select IC Model, choose xc9500.ibs from

the Libraries list, and then choose XC95216_
BGA352[SLW=0;VIO=0] from the Devices list, then
click OK.
In Assign Models, select U13.io pins and change the
Buffer settings to Output.
Click OK. All of the models are assigned and are
ready for simulation.
Pre-Layout Analysis
Run Net Simulation
Click Run Interactive Simulation,
the Digital Oscilloscope window opens.
Select Rising Edge. Make sure different colors are
assigned to the probes, and select Start Simulation.
In the Digital Oscilloscope window, on the waveform,

select the top and bottom of the overshoot of the
waveform to review the span of the voltage overshoot.
(For Example, Receivers have overshoot of about 2.1V.).
We want to save the results of the simulation for
future use with the routed board. In the Digital
Oscilloscope window, select the Save/Load button,
select the HyperLynx .LIS radio button and then
click the Save As button. Save the file with name
DATA_BUS0_no_termination.lis.
Click Yes to replace the existing file if it exists.
Close the Load/Save Waveforms dialog box.
L5-5
Running Terminator Wizard

To fix the Signal Integrity problems, add RC Termination
to the U15.13 receiver. Click Add RC Terminator to the
schematic
and position the top of the resistor so
that it touches the left blue dot at the output of TL2 .
To assign values to the terminators, click the Run

Terminator Wizard icon. Choose 5% from the Apply
Tolerance dropdown list.
Click Apply Values, then click OK. The value is assigned
to the terminators. Notice how HyperLynx automatically calculates the resistance of R1 to be 75 ohms and
the capacitance of the C1 to be 160.0 pF.
Pre-Layout Analysis
Erasing Results and Rerunning Simulation
In the Digital Oscilloscope window, click Erase and
rerun the simulation with RC Termination and the values
assigned. You will notice that we cut down the overshoot
by more than double (about 1.25V). We can continue to
refine if necessary.
Save the results as we did in Running Net Simulation
(Step 3) with file name: DATA_BUS0_terminated.lis.
Click Yes to replace the existing file if it already exists.
Close Digital Oscilloscope and exit HyperLynx LineSim.
Click Yes to save changes, then select File > Close Project.
PADS combines easy-to-use schematic design with powerful

verification capabilities for pre-layout analysis to make
schematic design accurate, quick and efficient. Use PADS to
model critical signals in your design and predict its behaviour
in the final board design. PADS can even suggest possible
modifications with an advanced wizard, making your PCB
design process simple and intuitive, and provides leading
performance.
Do you want to experiment with PADS some more? Try
another evaluation, and see how PADS can help you get your
job done right the first time.
L5-7
Review Questions
1 When would I want to use HyperLynx LineSim?
2 How does HyperLynx LineSim know how the signal will perform on the printed circuit board?
3 How does HyperLynx LineSim fix signals that dont perform as expected?
4 Does HyperLynx LineSim select the actual components for terminators?
Review Answers
1 HyperLynx LineSim lets you model critical signals in your design and attempts to predict their expected
behavior in the final board design. You can model a signal, use the tool to experiment with corrective
measures and save the simulations for future results comparisons.
2 HyperLynx LineSim uses industry standard component models to predict signal behaviors along with
sophisticated internal algorithms and proprietary technologies.
3 HyperLynx LineSim features wizards that can suggest possible modifications to your signal chain to
correct aberrations and performance issues. Simply run the Wizard and the system will present you
with suggestions to correct signal integrity issues.
4 HyperLynx LineSim offers suggested values for terminators, not specific part numbers. It is up to the user
to determine which manufacturers part number will meet the required specifications for the design.
Library Management
In This Section:
Working with PADS Library Management
Library Management
Lesson 6: Working with PADS Library Management
The key to successful PCB design is ensuring that the physical
design data matches the logical intent of the design. PADS provides
a common interface for managing the various elements that
make up the library objects like schematic symbols, cells (physical
decals) and part definitions. Managing relationships between
library objects ensures the design is correct by construction. The
library management interface is where you create/edit library
objects and maintain the relationships between these objects.
Objects in your Library may be partitioned into related groups.

Changes made to one object affecting another object are
propagated automatically. Built-in data checking ensures the
relationships between objects are valid and that objects cannot
be deleted if used by other objects. This tight integration ensures
data reliability throughout the library development and design
processes.
This lesson will give you the basics of what PADS Library
Management can do for you.
L6-1
Opening Library Manager

You can open Library Manager from within the PADS Schematic
Design environment or within the PADS Layout environment.
Start xDX Designer.
Select File > Open > Project from the menubar to
open C:\PADS_Stnd_Plus_Eval\PADSVX.1\Lesson15\
Lesson15.prj.
Select Tools > xDM Library Tools from the menubar
to open the interface. The library associated with the
Lesson15 project will be loaded. The name of this library
is CorporateDemo_CentralLibrary.
L6-2 Working with PADS Library Management
Library Management
Library Manager Workspace
The Library Manager interface is used for
library management and editing. It contains
utilities that are specific to the PADS Flow
and provides access to editing tools for
library component creation.
Review the main areas shown. There
is one menubar and one Standard
toolbar. Workspace elements can
be enabled/disabled using the View
menu commands.
Use the Library Navigator Tree to
explore the library structure which
consists of different partitions for
each of the top-level library sections:
Parts definitions of physical parts
Decals physical decals (footprints)
Symbols schematic symbols
Drawings free-form drawings,
reusable copper shapes, board
outlines
Models models used for simulation.
Expand and review the library
sections.
Objects inside each
section are organized in user-defined
groups called Partitions. Each toplevel section shows the same list
of partitions. If you hover with the
cursor over a partition you see a
tooltip indicating the number of
objects inside the partition.
Library
Navigator
Tree
Menus
Toolbar
Workspace
Status Bar
L6-3
Finding Objects in a Library

The library management environment provides basic
capabilities for searching all library objects. The scope of
search depends on how you activate the Find command. Wild
cards (*, ?) are supported.
Select the CorporateDemo_CentralLibrary entry in the
Library Navigator Tree, right-click, then select the Find
command from the menu. This opens the Find dialog.
Notice that the Search for: filter is set to Any Type of
Object.
Type D* in the Name box and click OK to initiate the

search for all objects that start with D. The search results
in finding the DIN96 part inside the CorporateDemo
partition.
Right-click DIN96, then select Find Next from the menu.

This time the DS26C31C part is found inside the mixsig
partition.
Library Management
Finding Objects in a Library (continued)
Now, select the Decals branch in the Library Navigator
Tree, right-click, then select the Find command from the
popup menu. Notice, that this time, the Search for: filter
is set to Decal.
Click OK to initiate the search. The search results in
finding decal DCAP_SR21 inside the CorporateDemo
partition.
L6-5
Creating a New Partition in Your Library

In this exercise you will go through the process of creating a part
from start to finish. You will create a partition, new schematic
symbol, physical decal and map them together to a part.
In the Library Navigator Tree, right-click the Parts listing
and select New Partition from the menu.
In the New Partition dialog box, specify New_Partition

as a name for this partition. Click OK to close the dialog.
Expand top-level sections (Parts, Decals, Symbols)
inside the Library Navigator Tree and check that the
New_Partition is listed in all these sections.
Library Management
Creating a New Schematic Symbol
Creating and placing all of the pins manually on large pin count
devices can be tedious and error prone. By entering all your
pins into a spreadsheet, you can quickly and easily import them
into the Symbol Editor to generate the symbol graphics.
Select the Symbol Editor icon from the toolbar. This will
open the Symbol Editor interface.
Select File > Preferences from the main menu to review

and adjust settings affecting the symbol generation in
the Preferences dialog.
Select the General page on the left hand side of the
dialog. Inspect the Grid settings: Grid readout should
be enabled, Grid step should be 0.1 inch, set the Large
Dot every to 1. In the Pins section, Default length
should be 2 and Default spacing should be 1.
Click Apply to make changes and to keep the dialog
open.
L6-7
Creating a New Schematic Symbol (continued)

Switch to the Appearance page and select the Pin Label
from the Subcategory list. Set font size to 8, then select
the Property Text subcategory and set font size to 8.
Click OK to apply changes and to close the dialog.
NOTE: The screenshots in this guide are pre-set with a white
page color background. Should you wish to change from the
default black background in your personal design environment,
select the Appearance listing and then select the Page Color
subcategory to change the color from black to white for your
Symbol Window.
Select File > Generate Symbol from Pins on the main

menu. This opens the Select pin list file where you
navigate to the C:\PADS_Stnd_Plus_Eval\PADSVX.1\
Libs folder and open the New_Symbol.csv file. A
symbol is created automatically in the working area of
the symbol editor.
Note: If you open the New_Symbol.csv file in a spreadsheet
editor (like MS Excel) you can review the data stored in the file.
Library Management
Delete power and ground pins (pin 1 and pin 22). To

do this, enable pin selection (if not already enabled) by
clicking the Select Pins icon on the Main toolbar, then
select pin 22 and press and hold the CTRL key and then
select pin 1 in the Pins area. Release the CTRL key and
press the Delete key to delete these two pins.
Select File > Save As from the main menu to save the
symbol to library. This opens the Save Symbol dialog.
Inside the dialog, select the New_Partition and use
New_Symbol.1 as a symbol name. Click Save to close
the dialog.
Select File > Exit to close the Symbol Editor and to return
to the Library Manager.
L6-9

Inside the Library Navigator Tree expand the
New_Partition branch under Symbols to check that
the New_Symbol is listed. Right-click New_Symbol,
then select Preview from the menu. This opens
symbol preview window with the New_Symbol
loaded. Close the preview window.
Library Management
Creating a Footprint
To complete the creation of a new library component you need
to create a footprint and a part definition.
Select and expand the Decals branch inside the Library
Navigator Tree, right-click the New_Partition item and
select New Decal from the popup menu.
The New Decal dialog displays. Type NEW_DECAL as the

decal name and click OK to close the dialog. The PADS
Decal Editor opens.
In the Decal Editor you can create a PCB decal manually,
however for this exercise youll be using the decal
wizard that greatly simplifies decal creation for standard
parts. Inside the Decal Editor environment, enable the
Drafting toolbar by clicking the Drafting Toolbar icon on
the Main toolbar.
Select the Wizard icon from the Drafting toolbar. The

Decal Wizard dialog opens.
L6-11
Creating a Footprint (continued)

The
Decal
Wizard
supports
IPC-7351
standard
compatible
footprint calculator for standard
package types. Select the Dual tab
at the top of the Decal Wizard dialog
and enable SMD option for the Device
type.
Before running the calculator, you
need to specify the package type, pin
count, pin pitch and dimensions of
component body and leads. Enable
Metric units in the lower left corner of
the dialog window. Enable the Used
in calculations option inside the Show
Dimensions box.
Enter 2 for the Height, enter 22 for
the Pin Count and enter 1.27 for the
Pin pitch. Choose SOIC in the Package
type dropdown list inside the Decal
Calculator area.
Enable creation
of the Thermal pad (if not already
enabled).
Specify dimensions for component
body and leads, by filling the table with
the values as shown in the picture.
Click Calculate and review calculated
values and decal image in the Preview
area. Click OK to close the dialog and
load the created decal in the Decal
Editor.
Library Management
Creating a Footprint (continued)
Now, youll adjust locations of the Name and Type labels.
Right-click inside the working area, and select the Select
Text/Drafting item from the popup menu.
Select the Name label with the left-click, and then use
the Ctrl-E shortcut from your keyboard to initiate the
Move command. Click to place the label in the desired
location. Move the Type label using the same method.
Select File > Save Decal As from the main menu to save
the decal to library. Use the default name setting and
location when prompted. Click OK inside the Save PCB
Decal to Library dialog box to file the new Decal and
close the dialog.
L6-13
Creating a New Part Definition

The Save Decal As command issues a prompt to create a new
part definition.
Answer Yes to the Would you like to create new Part
Type? question. This opens the Part Information
dialog, pre-populated with the part data extracted from
the decal.
Switch to the Gates tab where youll associate the part

with the New_Symbol logical symbol that was created in
the previous steps.
Double-click inside the cell on the intersection of gate
A row and CAE Decal1 column, and then click the ()
button to open the Assign Decal to Gate dialog.
Select (All Libraries) from the Library dropdown list to

facilitate symbol search in all library partitions. Set the
Pin Count filter to 20 and click Apply to populate the
Unassigned Decals list with all 20-pin symbols stored in
the library.
Scroll through the list of unassigned symbols to
find the New_Partition:NEW_SYMBOL item. Select
NEW_SYMBOL, then click the Assign >> button to move
the item to the Assigned Decals list. Click OK to make
the assignment and close the dialog. Review the symbol
assignment inside the Part Information dialog.
Library Management
Creating a New Part Definition (continued)
Switch to the Pins tab. Make pins 1, 22, 23 signal pins.
For each pin, click the Pin Group column cell and select
Signal Pin from the dropdown list.
In the Name column type GND for pin 1 and pin 23, then
type PWR for pin 22.
Manually enter
Pin Names
Click Check Part (in the lower left corner of the dialog
box), and then click OK to close the Part has errors (Pins
2-21 have no name defined) message box.
Now you need to fill in the pin names for the gate pins.
In the Part Information dialog, click the cell Name cell
for the pin with pin Number = 2 and enter the pin names
manually to get the result shown at right.
Click Check Part (in the lower left corner of the dialog
box), and then click OK to close the Part has no errors
message box.
Click OK in the Part Information dialog which will open

the Save Part to Library dialog.
L6-15
Creating a New Part Definition (continued)

From the Partition dropdown list select New_Partition
and type NEW_PART inside the Name of Part Type box.
Click OK to close the Part Information dialog and save
the part to the library.
Switch to the library management environment and

review associations of the newly created library objects.
Use the View > Refresh command
to synchronize the Library
Navigator Tree view with the
modified library content. Expand
the New_Partition item inside the
Parts branch. Expand the
NEW_PART item, and then expand Associated Decals
and Associated Symbols items.
Close the decal editor (File > Exit Decal

Editor),
then
close
library
management
(File > Exit).
Using a New Part in Your Project

Now youll learn how to use the newly created library
part in your project.
Switch to the schematic editor environment
with the Lesson15 project loaded. Select
the Schematic1 sheet under Board1 in the
Navigator pane of xDX Designer.
Display
the
xDX
Databook
window
(View > xDX Databook) and use Tools > Update
Libraries to synchronize the xDX Databook
window with the updated library content.
Library Management
Using a New Part in Your Project (continued)
Switch the xDX Databook window to the
central library view (click CL View icon )
and click the Part View tab. Type NEW_

PART inside the filter for the Parts column
to access the NEW_PART library part. The
NEW_PART is displayed. Select NEW_PART
so that the part symbol is displayed in the
Place Symbol preview window. The associated
New_Symbol symbol is shown in the symbol
preview window. Click Place Symbol, and then
move the cursor to the working area, click to
place the symbol and right-click to cancel the
placement mode.
L6-17

Select Tools > PADS Layout from the menubar to create a
PCB design for this project. This opens the xDX Designer
to PADS dialog. Select CORPORATE.stp from the Select
template dropdown list. Click OK to start the process.
After the PADS layout environment starts, select

Setup > Project Integration from the menubar to open
the Project Integration dialog. Click the amber button
to annotate schematic data to layout. Once all the
indicators turn green click Close to close the dialog.
Select View > Extents from the menubar to zoom to the
component image.
Library Management
Open the library management environment from the PADS
layout environment. To do this click the xDM Library Tools icon
on the main toolbar. This opens the same library management
environment you opened from the PADS Schematic Editor
environment. Arrange the xDM Library Tools and PADS Layout
windows side by side.
L6-19

Inside the library management Library Navigator Tree, find
NEW_DECAL. To do this, select the Decals entry, right-click, and then
select Find from the menu. Type NEW_D* in the Name box and click
OK to initiate the search. The search results with the NEW_DECAL
item highlighted in the Library Navigator Tree. Select the NEW_DECAL
item in the Library Navigator Tree, right-click, then select Preview
from the menu this opens the decal image inside the main area of
the library manager window. Compare the decal images in PADS layout
environment and the decal preview window in the library manager. You
can right-click inside the preview window to query the list of decal pin
numbers.
Review Questions
1 What are the advantages of creating a symbol from a spreadsheet?
2 Why cant I just download a symbol from the component manufacturer?
3 Where do I get the data to input into the Decal Wizard?
Review Answers
1 As the complexity of components increases, it is not uncommon to have symbols with hundreds of
pins. Entering the data for each of these pins into the Symbol Editor can be a very time-consuming and
error-prone task. Using a spreadsheet, you can copy and paste signal data from PDF data sheets into a
spreadsheet and then import it directly into the Symbol Editor. This saves time and improves accuracy.
2 Unfortunately, except for the PDF of the datasheet, very few manufacturers offer any symbols that
can be directly imported into an EDA application. Due to the multitude of different components and
systems, this would be very difficult for the manufacturers to support. Most designers prefer to create
(and check) their own symbols prior to use.
3 You can create a decal in the wizard by entering the physical dimensions of the manufacturers
recommended footprint from the manufacturers component data sheet. You can also use the IPC
standard 3571 compatible Land Pattern Calculator to calculate the appropriate decal dimensions from
the component package dimensions.
L6-21
Constraint
Management
In This Section:
Creating Rules and Constraints
Lesson 7: Creating Rules and Constraints
PADS Standard Plus has a built-in constraint management system,
allowing you to create and manage constraint-based designs in the
schematic and layout environments. Powerful and easy-to-use, the
spreadsheet-based constraint management environment lets you
to quickly enter constraints in a hierarchical, reusable fashion to
save time.
PADS automates the entry of constraint information for target

designs, including constraints for stackup, placement, routing,
high-speed signals, and design for manufacturing checks. Follow
these next steps to see how PADS constraint management can
help you get your job done right the first time!
Opening Constraint Management
Select xDX Designer from the Start menu to open the PADS
Schematic Design environment.
TIP: Use All Programs > PADS <release> (platform) > Design Entry >
xDX Designer to launch xDX Designer from the Start menu.
Select File > Open > Project and browse to

C:\PADS_Stnd_Plus_Eval\PADSVX.1\Lesson7a\Lesson7a.prj.
Click the Constraint Manager icon on the Main toolbar to
launch the interface. Review the interface quickly, and then
proceed with the exercise.
Menus
Toolbars
Navigator
Pane
Spreadsheet
Editor
Constraint Tabs
Status Bar
L7-1
Configuring Constraint Manager

Before creating constraints, we will configure the constraint
management environment.
To enable cross-probing between the constraint management,
schematic and layout environments, click the Cross Probing
icon on the File toolbar. The icon should be in the enabled
state after the click.
Select Setup > Settings... from the menubar. In the Settings

dialog, select the Display entry on the left hand side.
Click two items: Enable crossprobing from Navigator and
Automatically highlight different values between parent and
child constraints. Click OK to apply the changes.
Now you'll enable column filters for the spreadsheet editor

pages. First right-click on an empty area (not on a cell) inside
the spreadsheet editor area and select the All Tabs item to
enable all tabs (pages) at the bottom of the spreadsheet area.
Click the Trace and Via Properties tab at the bottom of the
spreadsheet area to activate the Trace and Via Properties
page. Open the Filters menu and select the Enabled menu
item. This enables filters for each column in the Trace and Via
Properties spreadsheet table.
Using the same procedure, enable column filters for the Nets
page.
L7-2 Creating Rules and Constraints
Configuring Constraint Manager
(continued)
In the Constraint Manager environment right-click inside the

Navigator pane to review visibility filters. Enable Default
Nodes.
Note: PADS supports two independent mechanisms of net grouping,

(1) Net Classes and (2) Constraint Classes. Each net in a design is
included in a Net Class and at the same time each net is included in a
Constraint Class. Initially, all nets are included in the (Default) net class
and in the (All) constraint class. Net classes are used to define routing
and clearance constraints while constraint classes are primarily used
to specify constraints for groups of high-speed signals.
Select Net Classes item in the Navigator pane and right-click

with the cursor positioned over the item. Select Show from the
submenu. Ensure that both Physical Nets and Power Nets are
enabled.
Expand the Net Classes branch by clicking the [+] sign to display
the (Default) net class item.
Expand the (Default) net class branch to review nets included
in this net class. Collapse the (Default) net class branch by
clicking the [-] sign.
Select the Constraint Classes item in the Navigator pane and

right-click with the cursor positioned over the item. Select
Show from the menu. Ensure that Physical Nets, Differential
Pairs and Power Nets are enabled.
Close the Constraint Manager (select File > Exit from
main menubar).
L7-3
Obtaining Board Information

In order to define constraints we need to obtain electrical and physical
properties of the PCB (list of electrical layers and list of vias). To do this
youll create the PCB design for your project and back annotate the board
information to the Constraint Manager.
Create a PCB Design for Your Project

Switch back to the schematic design environment and click the
Layout icon on the Main toolbar. This will activate the layout
environment. The xDX Designer to PADS dialog displays.
From the Select Template dropdown list, select the
CORPORATE.stp PCB startup file and click OK. This will create
an empty CORPORATE PCB design for your project and opens
the design in the layout environment. CORPORATE.pcb already
contains layer stackup and via padstack data defined in the
startup file we picked.
In the layout environment right-click inside the menu/toolbar

area to activate the Drafting toolbar. A popup menu will open.
To enable the toolbar select the Drafting Toolbar menu item.
Create a PCB Design for Your Project (continued)
Select the From Library icon
on the Drafting
toolbar. This will get you access to drafting items stored
in the central library associated with our project. The
Get Drafting Item from Library dialog shows only one
CORPBOARDLARGE item that well use as the board
outline for our PCB. Click OK to close the dialog and to
load the item, which is attached to your cursor.
Press the s key (lower case) on your keyboard and inside

the Modeless Command dialog type 0 0, then press
Enter to position outline at the origin of PCB design
space; then press the Spacebar to place the board
outline. Select View > Extents to display the board
outline.
Now you can review layer stackup and via padstack information.
In the Project Explorer pane, double-click the Layers
item, and then double-click on the Electrical Layers item
to expand the Layers branch. Observe that we have a
6-layer board with two plane layers (Layer 3 and Layer
4).
Select Setup > Pad Stacks from the menubar to open

Pad Stacks Properties dialog, then enable the Via option
button to display defined via pad stacks.
Inside this dialog, you can create/delete/modify via pad
stacks. For this exercise well make no changes. Click
Cancel to close the dialog.
L7-5
Back Annotating to Constraint Management

Now you can load schematic data into the PCB design, and back
annotate the board data to Constraint Management.
Select Setup > Project Integration on the main menu to
open the Project Integration dialog.
Inside the Project Integration dialog, enable
the Preserve PCB design rules on first Forward
Annotation
and
click
the
amber
button.
Enabling the Preserve PCB design rules option

overwrites default constraints defined inside Constraint
Management with default constraints defined inside
PCB startup file.
A new amber button displays in the

interface.
Click the button to back annotate default

rules to the Constraint Management front
end set.
Now all indicators inside Project Integration
dialog are green this means that schematic
and layout data are synchronized.
Save CORPORATE.pcb (File > Save), close
the Project Integration dialog, exit the
layout environment (File > Exit) and switch
back to Schematic environment and
reopen the Constraint Manager to review
front-end constraint data.
Reviewing Your Project Constraints
Now let's review the board constraints in the Constraint
Manager.
In the Navigation pane expand the Clearances branch
(click on the [+] sign) and select the (Default Rule)
item indicating the default set of clearance rules. This
activates the spreadsheet view of default clearance
constraints defined on all 6 board layers.
Now expand Net Classes branch and select the (Default)

net class item to show default rules for this class in the
working area. Among other parameters here, you can
specify/review what layers are allowed for routing for
nets included in this class.
L7-7
Creating Net Classes

In this section, you will create four net classes and define net class level
constraints.
New Net Class from the Navigator

In the Constraint Manager environment,
right-click Net Classes in the Navigator pane
and select New Net Class from the menu. This
creates a new net class item in the Navigator
pane.
Type CLOCKS as a name of the class, press
Enter, then click the CLOCKS listing to display
the constraints in the editing area. Constraints
for a new class created by the New Net Class
command are equal to constraints defined for
the (Default) net class.
Modify constraints for the CLOCKS net class in
the spreadsheet editing area: disable routing
on layers 3 and 4 (modify Route column), in
the CLOCKS row change Trace Width values
to Minimum = 12, Typical=12, Expansion=12.
You can see that the new width values are
propagated to all layers. Values for individual
layers may be redefined if required.
Cloning a Net Class
You will now make the next two new net classes by the cloning
method. Cloning a net class creates a copy of an existing net
class with all of its constraints. You then rename the cloned net
class with your new net class name.
To create another net class, right-click the CLOCKS net
class item in the Navigator window and select Clone
from the menu. Then, select the newly created net class
item in the Navigator, then right-click and select Rename
from the menu.
Specify the name ANALOG for the new net class. Because
we were using the Clone command, the constraints for
the ANALOG net class were copied from the CLOCKS net
class.
Modify constraints for the ANALOG net class. Restrict

routing on all layers except 5 and 6 by removing the
check from the checkbox in the route column for
SIGNAL_1, SIGNAL_2, PLANE_3 and PLANE_4.
Right-click net class CLOCKS and select the Clone

command. Name the copied net class MATCHTRACK.
Select the MATCHTRACK class to display its constraints
in the editing area.
L7-9
Cloning a Net Class (continued)

Set Typical and Expansion width values in the
MATCHTRACK net class to 15 (mils).
Note: You may notice that once you set typical trace width
value to 15 the expansion width values are automatically
adjusted.
Creating the Diff Pairs Net Class
You will now make the last net class using the methods you
evaluated in this section.
Create a new class using the New Net Class command
(as described earlier) called DIFF_PAIRS. For this net
class, define a layer specific trace width and differential
spacing values.
Modify the DIFF_PAIRS row to set all three width values

to 6 and set differential spacing value to 5. These values
are propagated through all layers.
Now, change all three width values to 5 for outer
layers (Layer 1 and Layer 6), then change differential
spacing to 4 for layers 1 and 6. Notice that cells in the
DIFF_PAIR row are colored with yellow background
which indicates that a particular constraint has layer

specific values defined. Finally, disable routing on plane
layers (Layer 3 and Layer 4).
At this point youve created all the net classes and

defined constraints (except for clearance constraints)
but we still need to include nets in these classes.
Proceed to the next section where you will assign nets.
L7-11
Assigning Nets to Net Classes

In this section you will constrain the physical nets within the design with
the newly created net classes (except for the DIFF_PAIR class). Remember
that initially all nets are included in the (Default) net class. You will use
different methods to assign nets to net classes.
Assigning Nets
Let's begin with assigning nets to ANALOG net class. We want to
include in this net class all the nets defined inside the hierarchical
symbol instance called Analog. To start, in the spreadsheet editing
area, select Nets view (tab).
Right-click inside the toolbar area (or select View > Toolbars menu
item) to open toolbar activation menu. Make sure that Filters Main,
Filters Levels, Filters Group toolbars are enabled.
From the dropdown list in the Filters Group toolbar select the All
option. This displays the Hierarchical Path column were interested in.
Make sure that the column filters are enabled inside the
Filter Main toolbar.
Ensure that only the Physical Nets button is enabled (disable all nongrayed items) in the Filters Levels toolbar. Expand the (All) row
to show the nets included in the constraint class (All). Click the
Constraint Class/Net column title to sort nets alphabetically. This
gives you the following view of the spreadsheet:
Assigning Nets (continued)
Select the (Custom) item from the Hierarchical Path
column filter dropdown list. In the Custom Autofilter
dialog, type CORPORATE/Analog, click Apply and Close.
These settings will display the list of nets we want to
include in the ANALOG net class.
NOTE: You can also select CORPORATE/Analog from the

dropdown list instead of typing in the entry field.
Select all nets starting with the first row, then

Shift-Click and select the last row.
Right-click inside the Constraint Class/Net column to

display the selection menu. Select Assign Net(s) to Net
Class from this menu. A Select Net Class dialog displays.
Select the ANALOG class and click OK to assign the
selected nets to the net class. Check that the Navigator
now shows net assignment.
L7-13

Clear the custom filter for the Hierarchical Path column
by selecting the (All) option from the column filter
dropdown list.
To assign nets ($3N69, $3N214, $3N3758) to the CLOCKS

net class, apply a custom filter to the Constraint Class/
Net column.
Open the Custom Autofilter dialog (as detailed in step
5), select begins with from the left side dropdown list,
and type $3N in the field on the right side and click
Apply and Close. All nets that have a $3N prefix in their
names will display.
Now, select the required net names inside the Constraint

Class/Net column from the short list (using Ctrl-click),
position the cursor over one of the selected cells, rightclick and assign selected nets to the net class CLOCKS (as
shown in the step 7). Clear the custom filter as shown
in step 8.
We will now use an alternative method to assign two nets
(ASYNC+, ASYNC-) to the net class MATCHTRACK. In
the Navigator pane, select the net class MATCHTRACK,
and right-click to select Assign Nets from the menu. The
Assign Physical Nets to Net Class dialog displays.
Inside the dialog, type ASY* in the search box, and press
enter. Select ASYNC+ and ASYNC- in the Physical nets in
source rule class section on the left hand side.
Click the Move Selected Right button to move the nets
to the Physical nets in target rule class area on the
right. Click OK to assign nets from the target list to the
MATCHTRACK net class.
L7-15
Creating Differential Pairs
For differential signals, it is recommended to use

signal names with standard suffixes, like < _N, _P > or
< -, + > to facilitate automatic creation of differential
pairs in the Constraint Manager. Follow these next
steps to see how it works:
Right-click inside the toolbar area to check if

the Pairs toolbar is enabled. Select Constraint
Classes in the Navigator first, then select the
Auto Assign Differential Pairs icon on the Pairs
toolbar.
The Select Auto Assign Differential Pairs dialog

displays. Inside the dialog, specify *_P in the
Net Name field and *_N in the Pair Net field.
Click the Assign Matches button. Four found
matches display in the dialog.
Change the Net name and Pair net name filters
to *- and *+, and click the Assign Matches
button one more time. Two matches are found
this time and are added to the list. Disable the
selection box for the ASYNC-, ASYNC+ row, in
order to avoid creating a pair from these two
signals. Click Apply to create the differential
pairs.
Click Cancel to close the dialog.
Creating Differential Pairs (continued)
To review the created differential pairs, arrange
the schematic design workspace and constraint
management workspace in a side by side display. Make
sure that cross-probing in xDX Designer is enabled by
checking Setup > Cross Probing from the main menu.
In constraint management, right-click the Constraint

Classes item in the Navigator pane and select the Show
option to only Differential Pairs.
Expand the Constraint Classes branch in the Navigator,

then expand the (All) branch to get the list of differential
pairs included in the (All) constraint class.
L7-17
Creating Differential Pairs (continued)

Select BSYNC+, BSYNC- item in the Constraint Manager
Navigator window and watch the changes in the
xDX Designer window it opens the schematic sheet
CORPORATE.DSP containing BSYNC+, BSYNC- nets and
selects these nets.
Try selecting other differential pairs in the Navigator
pane.
Assigning Differential Pairs to a Net Class
In this section youll assign your differential pairs to
the DIFF_PAIR net class you created in the "Creating
the Diff Pairs Net Class" section of this lesson.
Right-click the Constraint Classes item in the
Navigator pane to verify that only Differential
pairs are enabled in the Show sub menu.
Expand the Constraint Classes branch, and

then expand (All) branch to display the list of
all created differential pairs.
Select all differential pairs in the Navigator,

right-click and select the Assign Net(s) to Net
Class.
L7-19
Assigning Differential Pairs to a Net Class (continued)

The Select Net Class dialog displays.
Select the DIFF_PAIRS net class in the list and click OK to

assign differential nets to net class.
Inspect the DIFF_PAIRS display in the Navigator.
Creating Clearance Constraints
Defining clearance constraints is a two-stage process.
First you need to create a set of named clearance
rule sets and then you use these rule sets to define
clearance rules between two net classes.
Right-click the Clearances item in the Navigator
pane and select New Clearance Rule from the
menu. Specify the name of the clearance rule
as ANALOG_TO_ALL. Select the item to display
clearance values in the spreadsheet editor.
In the first line of the clearance table, specify

20 in all columns. Notice that specified values
are propagated though all layers. Values for
particular layers may be specified if required.
L7-21
Creating Clearance Constraints (continued)

Using the same method, create four clearance rules:
DIFF_PAIR_TO_SELF with all values set to 10
DIFF_PAIR_TO_ALL with all values set to 12
CLOCK_TO_ALL with all values set to 20
MATCHTRACK_TO_ALL with all values set to 15.
NOTE: After the new rule is created remember to select the
newly created rule before you start defining clearance values to
ensure that the correct rule values are shown in the editing area.
Now, define clearance requirements for routing

objects (traces, vias, and pads) from different net
classes. Ensure that the Clearances toolbar is active
(use View > Toolbars command) and select the Class to
Class Clearance Rules icon.
A Class to Class Clearance dialog displays.

NOTE: Resize the dialog by dragging the
lower right corner to ensure that all columns
in the dialog are visible (as shown).
Creating Clearance Constraints (continued)
Next, populate the table. Double-click
the cell [ANALOG, (All)] and select rule set
ANALOG_TO_ALL from the dropdown list.
Enter the following parameters into the

Class to Class Clearances dialog box:
For the [ANALOG, ANALOG] cell select rule
with the name (Default Rule);
For the [DIFF_PAIRS, (All)] cell select
DIFF_PAIR_TO_ALL rule;
For the [DIFF_PAIRS, DIFF_PAIRS] cell
select DIFF_PAIR_TO_SELF rule;
For the [CLOCKS, (ALL)] cell select
CLOCK_TO_ALL rule, and
For the [MATCHTRACK, (All)] cell select
MATCHTRACK_TO_ALL rule.
Click OK to apply the clearance rules
assignment and close the dialog.
Now all clearance rules are assigned.
L7-23
Creating a Constraint Class

Constraint Classes can be used to restrict routing
length for nets or groups of nets.
In the Navigator, select the + next to

Constraint Classes to expand the branch, then
right-click on Constraint Classes and select
New Constraint Class inside popup menu.
Name the New Constraint Class BSYNC.
In spreadsheet area select the + next to
(All) to display nets/differential pairs assigned
to default constraint class (All), and select
the row for BSYNC+, BSYNC - differential pair,
then right-click and choose Assign Differential
Pair(s) to Constraint Class from the popup
menu.
In the Select Constraint Class dialog box, select
the BSYNC constraint class then click OK. The
differential pair is added to the Constraint Class
BSYNC.
Select the Length option inside the

Filter-Groups toolbar to display length
constraint columns in the spreadsheet editor
area.
Creating a Constraint Class (continued)

icon. In the Navigator,
Enable the Physical Nets
select the BSYNC constraint class. Spreadsheet editor
view changes to show the constraints for the selected
constraint class. In the Spreadsheet Area, select the
+ next to BSYNC to expand and display differential
pair and the nets assigned to this constraint class.
Specify length constraints inside the BSYNC

row: set min length to 1000 and max length to
5000. This restricts lengths of all nets included
in the constraint class.
To restrict the routing length difference
between nets BSYNC- and BSYNC+, type
MATCH_LENGTH1 as a name of matched
length group inside the Match column for the
BSYNC+, BSYNC- row. Press Enter. Restrict
length mismatch to 50 mils by typing 50 at
the intersection of the Tol column and the
BSYNC+, BSYNC- row. Press Enter. Specified
values are propagated to the individual net
level.
L7-25
Review Questions
1 Why would I want to use constraints?
2 How do I define constraints within PADS Standard Plus flow?
3 When would I want to use a Constraint Class?
4 What are the benefits with constraining the design before the layout is created?
Review Answers
1 Constraints help establish structure in the design. Not all signals in a design can be routed together
without introducing interference and/or crosstalk. Constraints allow you to create specific routing
conditions for each signal (or group of signals) in the design, each with its own set of spacing and layer
assignment rules. The more complex the design, the more helpful these constraints will be.
2 In the PADS Standard Plus flow, you define constraint information using the Constraint Manager.
Constraint Management features a powerful, easy-to-use spreadsheet-based constraint editing
environment that enables you to quickly enter constraints in a hierarchical, reusable fashion to save
time.
3 In most designs you will often want to assign the same constraint to a group of similar nets. Rather
than assign the same constraint to each individual net, you can group these nets into a Constraint Class.
Any constraints assigned to the Constraint Class will be automatically assigned to all nets within the
Constraint Class, simplifying the process of constraint management within your design.
4 Constraining designs early in the flow significantly improves design quality and decreases the time to
market. In the PADS Standard Plus flow, you will have access to full front-end and back-end constraint
management. Constraint management can be opened directly from the PADS Schematic Design
environment and you can quickly assign constraints to critical nets. By allowing users to apply constraints
early on, you are able to plan more efficient placement and routing strategies that improve the overall
quality of the board, as well as reduce the time needed to complete a design.
Placement & Routing

In This Section:
Placing Parts
Interactive Routing
121

Lesson 8: Placing Parts
This lesson will show you how to place parts in PADS Layout.
Placement can be driven from the schematic or directly within
PADS Layout.
Schematic-driven placement uses cross-probing from the
schematic to quickly and easily target specific parts for placement.
When you select the part in the schematic it will automatically
snap to the cursor in PADS Layout allowing you to quickly place
parts based on the their locations defined in the schematic. This
is available from either PADS Logic or PADS Schematic Design
environment.
Layout-based placement offers a standard select-and-drag
method or you may use the Verb mode. The select-and-drag
Placing Parts in an Empty PCB Design
method allows you to select the desired part and use the cursor
to drag it to a new location. If using the Verb mode you can
select the part and it will automatically snap to the cursor for
placement.
Modeless commands are also available to drive placement in
conjunction with Verb mode. If you enter the Verb mode and
then initiate the modeless command, the specified part will snap
to the cursor ready for placement.
Parts can be rotated, spun, flipped and glued on an individual
basis or as a group. Parts can also be placed at specific coordinates
using either a Properties dialog box or via a modeless command
(S x y).
Propagate Data to Layout with Forward Annotation

Project synchronization within PADS allows you to use Forward
Annotation to PADS Layout to quickly identify parts for placement.
The Project Integration dialog is used to help you know when
changes have been made on the schematic that could affect the
layout
Start PADS Layout from the Start menu.
Select File > Open. Browse to
Lesson16.pcb.
NOTE: Upon opening click the maximize button in the upper
right corner of the interface to best observe and use the status
bar. PADS Layout detects that new changes are ready for Forward
Annotation using the traffic signal lights in the lower right corner
status bar.
Select Setup > Project Integration from the main menu.

The Project Integration dialog displays with information.
In the Back Annotation options area, ensure that the
Preserve PCB design rules on first Forward Annotation
option is not selected.
Placing Parts
L8-1
Propogate Data to Layout with Forward Annotation

(continued)
Click the Top Amber Light to propagate the schematic data

to PADS Layout. Once annotation is complete, you will see
that all Traffic Signal Light indicators have turned green to
show the database is properly synchronized.
Click Close to exit the Project Integration dialog box. You will
see that all components are placed at the origin location of
the board. This is the default component placement location
when a design has been forward annotated from PADS
Schematic Design Environment.
L8-2 Placing Parts

Dispersing Components
Manually placing parts can be a lengthy process. Using
the features in PADS Layout to reduce placement time will
also help reduce the overall design time. This exercise will
review Dispersing Components to automatically distribute
all components in a uniform pattern outside the board
outline making them readily accessible to improve placement
efficiency.
Select Tools > Disperse Components from the menu.
At the prompt OK to start dispersion? click the Yes
button.
NOTE: Dispersion results (display) on your machine may differ
that that shown here due to zoom factor and aspect ratio of
the PADS Layout window.
At the prompt Do you want to be able to undo this

action click the Yes button.
Placing Parts
L8-3
Schematic-Driven Placement
Open Schematic in PADS Schematic Design Environment
With PADS, users have access to a wide range of tools that help
you optimize their component placement. You can quickly place
components by selecting the symbol in the schematic. This feature
allows you to quickly identify critical components to be placed within
the layout.
Start xDX Designer.

Select File > Open > Project and browse to
C:\PADS_Stnd_Plus_Eval\PADSVX.1
\Lesson16\Lesson16.prj.
Double-click the Lesson 16 schematic listing in
the Navigator pane.
Arrange the PADS Layout and xDx Designer

workspaces so that both interfaces are visible in
a side-by-side fashion.
In the PADS schematic design environment,
enable cross probing using the Setup > Cross Probing
selection from the main menu if not already enabled.
In the PADS schematic design environment, open the
PCI-Connector page from the Navigator pane and select the
connector P1 symbol on the left hand side. Notice how PADS
Layout automatically selects the connector component P1
within the layout.
In PADS Layout, select the Design Toolbar
and select
the Move icon. Place the connector on the bottom of the
board outline as shown.
L8-4 Placing Parts

Manually Place a Component - (Find Command, Object
Mode Move and Modeless S Search Command)
Modeless Commands are a more efficient alternative to menus.
Modeless commands are activated by selecting a key on the keyboard
prior to or during an activity. The Modeless command dialog can be
deactivated by selecting the ESC key.
In PADS Layout, select Edit > Find.
Select the Ref Des prefix U followed by the Ref Des U1.
Click the Apply button and notice the part highlights.
Hover the cursor to the center of U1 and press Ctrl + E on
your keyboard.
Notice the part snaps to the cursor.
With a part moving with the cursor, enter the modeless

command S <space> 2000 <space> 2000 <enter> (where
<space>=spacebar and <enter> is the Enter keyboard key).
Notice the part moves to the X=2000 Y=2000 location.
Click the Spacebar to place the part at that location. Press ESC
to deselect the part. Now you are free to move the cursor and
to place another part.
Select the Cancel button on the Find dialog to close that dialog.
Full lists of Modeless Commands are available. Experiment with
the modeless commands available from the Help > Modeless
Commands selection from the menubar.
Placing Parts
L8-5
Manually Place a Component - Verb Mode Move
Click the Move button to enable the Verb mode

command.
Type SS <space> U1 and press Enter on your keyboard.

Notice the part snaps to the cursor and is ready for
placement.
Left-click to place the part in the desired location.
Press the Esc key on your keyboard to change from

the Verb mode to Select mode.
L8-6 Placing Parts

Manually Place a Component - Move Sequential
The move sequential command activates when you select
multiple components. After placing a component, the cursor
is automatically populated with the next component in the
sequence. Move Sequential reduces the effort and time
spent during the placement stages of the design.
In Select mode, type in the modeless command SS

LED* and press Enter on your keyboard. This selects
the four Light Emitting Diodes in the design.
Click the Rotate icon
from the Design Toolbar
to rotate all four LEDS counter-clockwise 90 degrees.
Right-click and select Move Sequential from the
menu.
PADS Layout responds with the Proceed with next
object? message box. Click the Yes to All button.
Click the Left Mouse Button (LMB) to place the LEDs
in the lower left corner. After the component has
been placed, the next component will automatically
attach to the cursor.
Placing Parts
L8-7
Group Selection and Placement

Click the Select icon on the Design toolbar.
Group-select the components in the middle right by

dragging a selection box around them. To do so click
and hold the Left Mouse Button and drag. Release the
left mouse button to complete the action.
Use Ctrl + E and notice they all move with the cursor.
Use the ESC key to abort the move command.
Right-click and select Flip Side from the menu.

Click to place the parts. Press the Esc key on your
keyboard to deselect the parts.
NOTE: All the parts flip to the bottom side.
Use Ctrl + Z to undo the Flip Side operation.
L8-8 Placing Parts

Selecting Components in Project Explorer
Select the Project Explorer Window icon
from the main toobar to launch this view.
Click the plus sign (+) next to Components to expand
the listing to display all components within the design.
Scroll down and select the component with reference

designator X1. Notice that the working area will
automatically zoom and select the component X1.
All placement commands are located on the Design

Toolbar. Click the icon to activate this toolbar and
then click the Move icon. You will now enter move
component mode.
>
Zoom out and place X1 in the upper left corner of the
board outline. Press the Esc key to deselect component X1.
REMINDER: Press the CTRL key on your keyboard and use your
mouse middle wheel to perform zoom out at cursor.
Placing Parts
L8-9
Creating and Moving Unions

Right-click inside the layout design environment
workspace and select the Select Components filter
option from the menu.
Select Edit > Find from the main menubar and then click
the U in the Ref. Des. Prefix column of the dialog. Enter
U[4-7]in the value field and then click Apply in the dialog
to find and select these components in the design. Use
the Alt-Z shortcut to locate the selected component,
then zoom out by pressing the Page Down key twice.
Close the Find dialog.
With the components selected, right-click and select

Create Union from the menu.
Type Group1 in the Union name definition dialog text

field and click OK to create the union.
Left-click in an open space in the workspace to deselect

the grouped components. Now, right-click in the layout
design environment and select the Select Unions/
Components filter from the menu.
Select U4. Notice that all components within the union
are also highlighted.
Right-click U4 and select Properties from the menu.
L8-10 Placing Parts

Creating and Moving Unions (continued)
In the Union Properties Dialog, change the values for
Group1 as follows:
Set Layout Data to X:4500 Y:2700
Set Rotation to 90.
Click OK.
All four ICs move to the upper right corner of the board
and will display as rotated 90 degrees as shown.
Placing Parts
L8-11
Component Placement Alignment

Select component U1 (by typing ss U1 and press
Enter), then right-click the U1 component and
select Properties from the menu.
In the Component Properties dialog, modify the

X and Y location in Layout Data to the values of
X: 1500, Y: 1000.
Click Apply and select OK to close the dialog.
Now using the same method in step 1 and 2,
right-click component U2, select Properties from
the menu and change the X and Y values for U2
to X: 2500 and Y: 1100. Click OK to apply the
changes and close the dialog. Press Esc on your
keyboard to deselect U2.
Press and hold down the CTRL key and left-click
U1 and U2 in the design.
With both ICs selected, right-click and select
Align from the menu.
In the Align Parts dialog, select the icon

to
align the two components horizontally through
the middle.
Notice that U1 will move vertically to align with
U2. The Alignment feature will automatically align
all selected parts to the last selected component.
Click Close to close the Align Parts dialog.
L8-12 Placing Parts

Protecting Components (Glued Status in Properties)
Select the P1 connector at the bottom of the board.

outline. Right-click the connector and select Properties to
open the Component Properties dialog.
Enable the Glued checkbox in the Component Properties

Dialog.
Click Apply and select OK to close the Component

Properties dialog.
Select component P1 and attempt to move it. Notice that

PADS Layout has locked this component to prevent you
from modifying the location.
Click OK to dismiss the warning message. Exit out of your

design as you have completed this lesson.
Placing Parts
L8-13
Lesson 9: Interactive Routing

PADS offers a number of options for adding trace data to a PCB.
There are manual modes that do not error check during the
routing process, there are manual modes that will error check
and prevent DRC (Design Rule Check) errors, there are interactive
auto modes without DRC and there are fully interactive auto
modes that will not allow errors. You can add traces using an
automated method as well as by copying and pasting.
Batch verification is available for checking your work at the end

regardless of whether DRC was on during routing or not. It is
always a good idea to run these checks prior to generating films.
Open Placed Board in PADS Layout

Adding traces to a design is one of the most time consuming
elements in printed circuit board layout. Being able to route
efficiently can make-or-break meeting your project deadline.
This exercise will take you through the routing options available
in the PADS Layout and Routing environment.
If it is not already running, start PADS Layout and select
File > Open. Browse to and open
Lesson18.pcb.
NOTE: Use All Programs > PADS <release> (platform) > Layout
and Routing > PADS Layout to launch PADS Layout from the
Start menu.
Manually Routing Traces (DRC OFF)

You can manually route using the Add Route button on the
Design toolbar. Click to indicate each corner in the trace. This
type of routing works in any Design Rule Check (DRC) mode.
Click the second icon in the upper right corner of the

PADS Layout window to change to full screen mode for
this exercise. Next, (with no object selected) right-click
inside the workspace area and click Select Anything
from the menu that appears.
Using the Modeless command, type DRO and press
Enter on your keyboard to turn off Design Rule checking.
Click OK to confirm switching to DRC Off mode.
Interactive Routing
L9-1
Manually Routing Traces (DRC OFF) (continued)

Using the Middle Mouse Button, press and drag to
zoom into the middle right side of the design where the
4 SOICs are located.
Select the Design button on the Main toolbar to enable

the Design toolbar.
Using the Modeless command, type SS <space> U3 and

press the Enter key on your keyboard.
Zoom in to locate U3 Pin 15 (second pin on top).
Select the Add Route button.

Result: You enter basic route mode. This means that
once you select a pin the basic routing process starts.
Select pin U3.15 and notice the connection converts to
a trace.
Notice the connection stays at the end of the trace.
L9-2 Interactive Routing

Manually Routing Traces (DRC OFF)
(continued)
Drag the trace (by moving the cursor) over the bottom row
of pads and notice the trace routes right over the pad. Do
not add any corners at this point.
Note: This is due to the online DRC being turned off.
Move the cursor back toward U3.15. Left-click to define

trace corners (turning points). Add several corners in the
trace.
Press the Esc key to abort the routing process. Press the
Esc key one more time to cancel the Add Route mode.
Interactive Routing
L9-3
Manually Adding Traces with DRC ON

This topic will review the benefits provided by online DRC
checks. As you route, the guard band appears whenever the
head of the trace meets a clearance obstacle that it cannot
shove. The dynamic route tool won't allow you to complete
the trace without changing the clearance rules or removing the
obstacle. The pointer changes to a bull's-eye when it is close
enough to the finishing pad to complete the route.
Type the modeless command DRP and press Enter to

turn on online DRC (Design Rule Prevent mode).
Select U3.15 (by typing SS U3 and then click pin 15),

right-click and select Dynamic Route from the menu
and move the cursor. Notice the trace starts routing
again.
Notice the corners are added automatically.
Hold the Shift key + Left-click to add a via.
Press the Backspace key to remove the via.
Drag the trace toward the lower row of pads on U3.

Drag the trace through the pads. Notice that the trace
automatically goes between the pads effortlessly.
Move the cursor around and through the pads of U3 in
a serpentine pattern.
Again, notice how easily the trace flows through the
pads. Keep in mind that the trace is being added into
the design, maintaining all the design rules that were
set.
Right-click and select End Via Mode and End No Via.

Drag the trace back through the pads until your route
looks like the one shown.
Press Ctrl + Left-click simultaneously and notice the

trace is released without adding any vias.

Routing Busses
This exercise will show you how quickly multiple traces can be
routed while manipulating just a single trace.
Make sure that DRC is on by using the modeless
command DRP.
Use the middle mouse button to zoom in on U4 on the
board. With nothing selected, right-click and select
Select Traces/Pins/Unroutes from the menu.
Click the Bus Route button.
Select U4 pins 27, 28, 29 and 30 by holding down
the Left Mouse Button while drawing a selection box
around them.
Begin adding a trace up and toward the left as shown.

Move the first trace toward the left adding a corner

using the Left Mouse Button, as shown.
Notice as you add the first corner the other selected
traces catch up.
Drag the first trace a bit further toward the left. Leftclick to add another corner.
Notice the other traces catch up again.
Press the Tab key and notice that the lead trace toggles
to the next available trace.
Stop toggling at the top trace so it becomes the leading
trace.
Interactive Routing
L9-5
Routing Busses
(continued)
Enter the modeless command g 1 to increase your

design grid to 1 mil. Move the cursor around the SMD
pads just above the new lead trace.
Left-click to add a corner so the following traces can go

around the corner and catch up.
Continue routing the traces vertically, adding corners
with the left mouse button, as you go.
Move the lead trace toward the right as shown.
Click the Left Mouse Button + Shift key to add vias to
the bus route.
Right-click and select End Via Mode and End Via.

Use the Ctrl+Tab key to toggle between different via
patterns.
Press the Backspace key to remove any previously
routed undesired traces.
Use the Ctrl key + Left Mouse Button combination to
end the bus route.

Review Questions
1 What is DRC?
2 Will routing with DRC ON keep me from creating routing errors?
3 When would I want to route with DRC OFF?
4 What is the advantage of using bus routing?
Review Answers
1 DRC is an acronym for Design Rule Checking. When DRC is ON, it is in the background constantly
monitoring and enforcing your design rules. This is powerful technology that helps you to maintain the
integrity of your design during placement and routing operations.
2 There are three modes of operation: Prevent, Warn and Ignore Clearance. If you attempt to create
a routing or placement violation in Prevent mode, the system will not allow you to complete the
operation. Similarly, in Warn mode, the system will present a message warning you of the potential
violation and asking permission to complete the task. If Ignore Clearance mode is in effect, you will be
allowed to purposely create clearance violations, but other rules will be enforced.
3 During routing, you may have a rule that specifies a particular clearance for your traces as they
transition across the board. When you near the end of the route, the signal must attach to a high
density component such as a connector or BGA and there is not quite enough room to get the trace to
its destination pin without creating a spacing violation. You can set up a component rule to allow the
trace through at a smaller spacing, or you can turn off DRC temporarily so that you can complete the
traces now and then edit the required rules later during the verification process.
4 When you have a group of signals that share common traits and are going to follow a similar routing
path, you can route them as a group (or bus). You can select a group of nets and set one of them as the
guide trace. As you route the guide trace from one point to the next, the other traces will follow along
as a group, maintaining proper clearances and hugging the guide trace in a uniform pattern. This is a
quick and easy way to route multiple traces such as address and data lines or a set of communications
interface signals.
Interactive Routing
L9-7

In This Section:
Manual Routing of High-Speed Nets
Autorouting
121

Lesson 10: Manual Routing of High-Speed Nets
PADS provides a scalable environment for routing high speed
nets in interactive or automatic mode. Rules for high speed nets
based on constraints like matched length, differential pairs and
others are easy to set up. While routing is in progress, designers
receive route length updates for critical and sensitive nets . PADS
high speed routing tools are the force multiplier for increasing
productivity on any complex PCB design.
The Length Monitor can identify when a trace is within the defined
length constraint by changing the color of the monitor. The color
coding on the monitor also helps users to determine when they
are close, within or have exceeded the length constraint defined
on the net, while they are adding the trace data. High-speed
routing commands and features give you control and flexibility
when you route traces.
Open Placed Board in PADS Router

In this exercise you will explore some of the high-speed features
such as routing and tuning nets with accordions. Users can add
accordions quickly based on default parameters or by re-defining
the shape on the fly. You will practice Matched Length routing
using the Length Monitor. Finally you will route differential pairs
with via patterns.
If it is not already running, start PADS Router by selecting
it from Start > All Programs > PADS VX.1 (32bit) > Layout
& Routing > PADS Router. and select.
Select File > Open and browse to the Lesson26.pcb
located at C:\PADS_Stnd_Plus_Eval\PADSVX.1\Lesson26
directory.
You will receive a message on
length rule checking. Click OK.
Type Z<space>+27 and press
Enter on your keyboard to
enable visibility of Reference
Designators on the Assembly Top layer.
L10-1
Tuning Nets with Accordions

Zoom in on pin 8 of the PCI connector on the bottom
center of the board using the Middle Mouse Button.
With nothing selected, right-click and set the select
mode to Select Pins/Vias.
Left-click to select the fanout via for pin 8 of the PCI
connector.
If not already active and visible on your display, open

up the Navigation window by selecting the Project
Navigator icon from the toolbar.
Right-click in the layout design area and select
Interactive Route to start interactively routing.
Look at the Status bar in the lower left hand corner and
review the contents.
This shows the user the routed length of the trace under
creation, estimated length of the net, min and max
length rules for the net being routed.
NOTE: The Navigation windows adjusts the color of the net
(Yellow, Green, Red) as you route with different lengths. The
yellow stands for the fact that the route is under the rule
minimum length, the green is within limits and the red means
you have exceeded the limit.
Click the Right Mouse Button (while routing), and select

Add Accordion (or press the SHIFT + A at the same
time). This will put you in Accordion mode so that you
can add an accordion to add length to the net.
L10-2 Manual Routing of High-Speed Nets

Tuning Nets with Accordions
(continued)
Drag the cursor to the right and notice an accordion

starts drawing.
Move the cursor back to where the accordion started.
Start moving the mouse down until it is close to the

connector pads. Once there left-click to set one side of
the accordion amplitude.
Start moving the mouse up until it is close to the row of
component pads (on U22) and left-click a second time.
This will reset the total accordion amplitude.
Now drag your cursor to the right and watch the
program automatically add a new accordion using the
new values.
Drag the cursor slowly and watch the Navigation
window change the trace color to green and then red.
The green informs the user the length is within the
design rule constraint range and the red tells the user it
is longer than the maximum design rule.
Press the ESC key twice to exit the routing.
Select the Navigation Window button to close the
navigator window.
L10-3
Routing Differential Pairs

Select the Zoom to Board icon to zoom up around the
entire board outline.
Find pin 1 and pin 2 located on the left side of the edge
connector.
Zoom in (using Middle Mouse Button) on the diff pair

nets.
Change the angle mode to diagonal using the modeless

command AD. Type AD and press Enter.
Select the Interactive Route icon from the Route Editing
toolbar.
Left-click pin 2. Notice how the routing environment
automatically recognizes that the net is part of a
differential pair based on the rule and begins routing
both nets as a Diff Pair.
Notice how the program automatically brings the

differential pair traces together matching the preset
GAP distances. When the routing seems to neck out
of the pads appropriately, left-click to lock down the
traces exiting the pads.
Select the Backspace key to remove previous corners

whenever you wish to change the routing pattern.
With the two traces still coupled together, continue
routing the differential pair as you would a single net.
Notice how the program maintains the gap even when
moving at an angle.
Move the differential pair past the pads from the
component above it and watch the pair automatically
split around the pad.
NOTE: This will only occur if a corner has not been added prior
to coming in contact with objects that will force the separation
of the diff pair.

Routing Differential Pairs
(continued)
Move the cursor below the pad to remove the section of trace that
separated due to the obstacles. Left-click to add a corner and route up
toward the terminating pad.
The user also has the ability to route part of the differential pair
separately. While still routing the diff pair, right-click and select Route
Separately.
Route the first trace around one of the pads as shown.

Left-click to add a corner to anchor the trace.
Right-click and select Switch Trace (or Tab Key) to toggle to the second
of the two diff pair traces. Route this one around an obstacle as well.
Once completed, left-click again followed by the Route Separately

command (or Shift + Z) to rejoin the pair together.
Note: This will only work if the vias and traces are unprotected. Go to
Tools>Options>Routing GeneralTab and under the Interactive Routing
section, uncheck Protect Traces and Vias when creating segments.
Now hold down the SHIFT key and left-click. This will place vias on
the differential pair.
Note: Make sure that the Layer Pair is chosen correctly (choose one of the
Routing Layers as the Second Layer) or else routing might not continue
from the vias dropped to the VDD or GND planes due to restrictions on the
particular differential pairs.
Press the CTRL + Tab key to toggle between the different available
via patterns that can be added to the selected differential pair.
Press the Backspace key to remove the other corners just in case you
need to change direction.
You can add accordions to the differential pair as well. While routing
the diff pair, right-click in the design area where you wish to start your
accordion and then select the Add Accordion entry from the menu.
Define upper and lower amplitudes with two left-clicks and drag the
cursor to build the accordion. If the initial amplitude does not fit, you
can redefine the amplitude with extra clicks and continue.
Continue experimenting with routing differential pairs.
L10-5
Routing Matched Length Traces

Note: This section of this lesson presents advanced routing
functionality that requires the (optional) HSD license to operate. If
your installation doesn't have this license feature, you can still review
the content to understand the capabilities of the functionality.
Open Constraint Manager (
).
Select and view the ASYNC Constraint class from the

Navigator.
Select the Lengths option from the Filter - Group

dropdown list.
Notice that the nets ASYNC- and ASYNC+ have been
assigned to match group Match1 with a required
minimum length of 5000 and maximum length 6000
with a tolerance of 200.
Close Constraint Manager. Any changes that have

been made within Constraint Manager will now be
automatically updated within the PCB database.
In PADS Router disable all windows and open the
Spreadsheet window in PADS Router (
).
Select the Object Type called Net on the right pull down,
which will automatically toggle the Net Length Monitor
on the left pull down.

(continued)
Double-click the Name column header in the

Spreadsheet window to sort the available nets within
design and search for ASYNC+ and ASYNC- .
Zoom in and select pin 4 of P2 on the top side of the

board.
L10-7
(continued)
Select pin 4 and begin routing. Notice as you route

ASYNC+ and ASYNC- that the Spreadsheet window
automatically updates the routed length of the selected
trace.

Explain Last Error
This exercise will show you how to use DRC error checking
to correct via placement. When DRC prevent mode is
enabled you receive an error message while trying to
complete a trace, or if an operation does not complete,
DRC will explain the cause. Error markers appear if you
have made them visible. If DRC Explain mode is enabled
instead, the error is explained for you automatically
and you can either accept the error (right-click and click
Continue with errors) or you can reject it.
In PADS router select
(Tools > DRC Settings).
the
DRC
Settings
View the defined settings and ensure that all the

settings match those shown in the image then click
Close to close the Design Rule Checking Dialog.
Zoom into U12 at the top right of your board and
create a fanout for Pin 20 (by selecting pin 20 and
right-click, then select Route from the menu. This
adds the fanout). With nothing selected, right-click
and choose Select Pins/Vias from the menu.
Select the Via and then right-click. Select Protect
from the menu that displays.
L10-9

Explain Last Error (continued)
Select View > Output Window from the menubar
to display the output window if not already visible.
Now, select pin U12.1, right-click and select
Interactive Route. Route the connection from pin 1
and place the via using Shift-click so that it collides
with the previous fan out. Notice how the Warning
Message: insufficient space for via automatically
displays.
Right-click and choose Select Errors from the menu

that appears. This will enable selection of the error
markers. Left-click to select the error marker, then
right-click and select Properties.
The Error Properties dialog displays the description
of the error for you to review.
Close the Properties dialog and press Escape on

your keyboard to exit the error review mode and to
return to the routing command.

Lesson 11: Autorouting
When you autoroute a design in PADS, several autorouting
operations are performed serially. You select the operations
and the order in which they are performed. This is called an
autorouting strategy.
You also define the order in which the autorouter routes all
components and net objects for each pass type. This is called the
routing order.
In this exercise, you will experience the easy way that PADS helps
you define your routing strategy, routing order and fanout rules
for specific components.
Open Placed Board in PADS Router
If it is not already running, start PADS Router by selecting

it from Start > Programs > PADS <release> (platform) >
Layout & Routing > PADS Router and select File > Open.
Select the Lesson27.pcb located at C:\PADS_Stnd_Plus_
Eval\PADSVX.1\Lesson27 directory. A notification box
appears that states "You are not licensed to autoroute
designs with Length Rules. These rules will be
ignored by autorouting." Click OK to acknowledge this
notification and close this box.
NOTE: Lesson27.pcb has manually (pre) routed critical nets and
fanouts for ICs U8 and U100.
Autorouter Strategy
Select the Options button on the Standard toolbar or

select Tools > Options from the menubar (or use the
CTRL + Enter keyboard shortcut). All of these items will
open the Options dialog.
Click the second icon in the upper right corner of the
display to change to full screen mode for this exercise
Select the Routing > General page.
Toggle through the different Routing Angles (Orthogonal,
Diagonal, Any Angle). Enable the Diagonal option.
Notice the Preview image changes to present a visual
image of your selection.
Autorouting
L11-1
Autorouter Strategy (continued)

Select the Strategy page. Notice the Pass Types:
You select the Pass type to include in the autorouting
operation. Pass Types include: Fanout, Patterns, Route,
Optimize, Center, Test point, Tune and Miters.
Notice the column options:
(Pass, Protect, Pause, and Intensity).
Pass enables that Pass type for the route. Protect
preserves all the routed traces after the pass completes.
Pause will halt the autorouter after the pass completes.
Intensity settings of Low, Medium and High set the level
of effort the autorouter will use to complete the pass.
Enable Fanout and Route passes.
L11-2 Autorouting

Routing Order
Place the cursor directly over the Pass Type named
Fanout and select it with the Left Mouse Button. Notice
all the items associated with the pass highlight.
Using the cursor, double click on top of the word

Components. Notice all the parts in the design become
displayed.
Scroll down the list, find and select the P1 component,
then use the Selected >> button to add the component
to the Routing Order list for the selected Fanout pass.
Scroll down the list, find and select the U9 component,

then use the Selected >> button to add the component
to the Routing Order list.
Scroll to the top of the component list and select the [-]
sign to minimize the Components branch.
Use the Plane Nets >> button to add Plane Nets to the
Routing Order list. This ensures that during the Fanout
pass fanouts for all plane nets will be created.
Arrange items in the Routing Order list to follow the P1,
U9, Plane Nets order. To do that, select an item in the
list and move it using the arrow buttons.
Now, select the Route pass - click the Route item
inside the Pass Type column. Notice the entire row is
highlighted.
Using the cursor, double-click Net Objects to expand

that portion of the dialog.
Double-click the Nets item and notice a list of nets that

are contained in the design appears.
From the list of nets scroll down to the net called

ADDR_BUS2. Select it so it is highlighted. Use the
Selected >> button to add the net to the Routing Order
list for the selected Route pass.
Autorouting
L11-3
Routing Order (continued)

Now you'll define the routing order for each of the enabled
passes.
You should notice that as you select the parts and nets
from this menu, they highlight in the working area. The
same would hold true if you selected the parts from
within the working area first.
This is better known as Concurrent Database Selection.
When utilizing this feature you can highlight a net in the
working area which will then highlight in the Strategy
dialog so you can immediately click the Selected button
to add them to the Routing Order.
L11-4 Autorouting

Routing Order (continued)
Click the [-] sign to close the Nets branch, then click the
[+] sign next to the Net Classes item to expand the Net
Classes branch.
Select the ANALOG net class and use the Selected >>
button to add the net class to the Routing Order list.
Use Arrow buttons to establish the proper order (net
ADDR_BUS2, net class ANALOG.
Click the All Nets >> button to add All Nets to the bottom of the routing order list. This ensures that during
the Route pass the net ADDR_BUS2 will be routed first
followed by all nets from the ANALOG net class, and
finally, all other nets will be autorouted.
Click the OK button to close the Options Dialog.
Route the Board in PADS Router
Select Tools > Autoroute > Start (or F9) to begin the
autorouter. Watch the board complete routing and
examine the results. The autorouting process for this
board takes several minutes.
Note: PADS Autoroute pops up the Output Window and
shows the pre-route analysis and the progress of the design.
Autorouting
L11-5
Review Questions
1 Why not autoroute every design?
2 Can I autoroute only specific objects and nets in my design?
3 Can I specify that PADS Autorouter route certain nets only on specific layers?
4 Will PADS Autorouter route my design 100%?
Review Answers
1 Not every design is a candidate for autorouting. Though an autorouter is a powerful aid in quickly routing
a large number of nets, it also requires careful setup and a good understanding of the underlying design
rules and constraints. Sometimes it is a better choice to hand-route a design. It is often a good practice
to manually route critical signals and then autoroute the balance of the nets when you are satisfied with
routing of the critical traces.
2 Yes, a common strategy is to partition the autorouting in stages. Determine which nets you want to
manually route, then divide the remaining components and/or nets into groups and autoroute each
group sequentially, protecting the results at specific intervals. This allows you to incrementally route the
design and review the results periodically during the process.
3 One of the advanced features of PADS Autorouter is the flexibility that it gives you during the routing
strategy setup stage. You can easily assign certain nets (or net classes) to specific routing layers. This
helps you maintain crosstalk control and manage impedance requirements.
4 A lot of factors determine the success rate of any routing strategy; it is a delicate balance between
rules definitions, component density, layer stackup and a myriad of other factors. Many times you will
find that it is a good practice to run a series of test routes before running your final passes. This will
allow you an opportunity to examine the results and modify your setting to optimize the autorouter
behavior. With proper attention to the rules definitions and strategy settings, PADS Autorouter can
provide exceptional performance and help you achieve maximum results.
L11-6 Autorouting
In This Section:
Signal Integrity Analysis
Thermal Analysis
Lesson 12: HyperLynx BoardSim Simulation
This exercise will walk you through the process of sending
a finished design from PADS Layout to HyperLynx BoardSim
and selecting a net for simulation. We will also compare the
simulation results with the pre-layout stage that we prepared
earlier in LineSim.
HyperLynx BoardSim
In PADS Layout, select File > Open and browse to
Lesson29.pcb.
Select Tools > Analysis > Signal/Power Integrity

In the BoardSim dialog, enable the .REF IC Automapping
file option, then select the radio button next to Export
pour and plane outlines and finally select the OK
button. This will extract all of the data and load design
into HyperLynx. When prompted with the Missing
Height dialog, enable the For All Parts option checkbox
and click OK.
In HyperLynx BoardSim select the NET button.

In the Select Net by Name dialog, scroll down and
select DATA_BUS0 net and then click the OK button.
This will only show that
specific net routed on
the board.
HyperLynx BoardSim Simulation
L12-1
(continued)
Select the COMP button.
In the Assign Models dialog we need to assign pin

U100.M26 as a driver (just like we did in LineSim
pre-layout simulation). In the Assign Models dialog,
select pin U100.M26, then click Select.
The Select IC Model dialog appears. In the Select IC

Model dialog, find and select the xc9500.ibs Library
in the Libraries column. Scroll down the In Devices
column until you can see and select XC95216_
BGA352[SLW=0;VIO=0] and click OK.
Set the buffer setting for U100.M26 to be Output and

click Close.
L12-2 HyperLynx BoardSim Simulation
(continued)
Select the Run Interactive Simulation and Show

Waveforms icon.
In the Digital Oscilloscope dialog, select the radio

button next to Rising edge. Make sure you have a probe
color assigned to pins and select the Start Simulation
button. Using the LMB, click two points in the
Oscilloscope window as shown on the top and bottom
of the overshoot of the waveform to review the span of
the voltage overshoot. Receivers have a lot of voltage
overshoot (about 2V).
L12-3
(continued)
Now we want to compare the pre-layout simulation

results with the post-layout simulation results that
we just observed. In the Digital Oscilloscope dialog,
select the Save/Load button and then select the
HyperLynx .LIS radio button. Select the Load button.
In the Load Oscilloscope Probe Data dialog, select the
DATA_BUS0_no_termination.lis and click Open. This
is a copy of the pre-layout simulation results created in
Lesson 5.
Close the Load/Save Waveforms dialog. You can toggle

to see both the pre-layout and post layout simulation
results by checking the Loaded results check box.
Note: Differences between pre and post-layout simulation

results for receiver propagation delay are due to topology and
trace length differences. However, the overshoot is almost the
same.
To fix the Signal Integrity problem, select the Termination

Wizard button.
The Termination Wizard dialog suggests using AC
termination at the U1.13 receiver pin. Select the Apply
tolerance pull down and use the Exact value setting.
Selecting the Apply Values button will assign the
terminator and its value. Lastly, select the OK button.
L12-4 HyperLynx BoardSim Simulation
(continued)
From the Digital Oscilloscope dialog, rerun the simulation

with the AC Termination in place. You will notice that
we removed almost all of the Signal Integrity problems
related to overshoot.
Now we want to compare simulation results created
with and without the terminator, suggested by the
wizard. In the Digital Oscilloscope dialog, make sure
that the Latest results and Previous results options are
enabled and the Loaded results option is disabled. The
combined display gives a clear indication of improved
signal quality.
L12-5
Lesson 13: HyperLynx Thermal Analysis
This exercise will walk you through the process of sending a
finished design from PADS Layout to HyperLynx Thermal for
evaluating any possible heat problems and possible solutions to
eliminate excessive heat areas. This exercise does not cover all of
the aspects of the HyperLynx Thermal software but highlights a
few important features.
HyperLynx Thermal Analysis

This section will demonstrate how to perform a HyperLynx
Thermal simulation.
In PADS Layout, select File > Open and select
C:\PADS_Stnd_Plus_Eval\PADSVX.1\Lesson30
\Lesson30.pcb.
We need to pour Copper and Split/Mixed planes before
we transfer the design to HyperLynx Thermal. Select
Tools > Pour Manager and in the Flood tab, select Flood
All. Then click the Start button. Now select the Plane
Connect tab and click the Start button (if any warning
messages about missing thermal connections come up,
please ignore). Close the Pour Manager window.
Select Tools > Analysis > Thermal Analysis.

In the Missing Height dialog, enable the check box For
All Parts, then click OK. This will extract all of the data
and load design into HyperLynx Thermal.
In HyperLynx Board Sim, if prompted by the Restore

Session Edits dialog, click OK, then in the Thermal Sim
window select the Run Thermal Simulation
icon.
Note: Some components are running hot at 113degC. We will
try to resolve two component problems.
L13-1
(continued)
First, we will create a screw component in the Master

Library. Select Library\Master. In the Edit Master
Library dialog highlight the first component and select
the Copy Part button. Type in the name for the new part
Screw_#6 and select the OK button.
Scroll down in the Edit Master Library dialog, select the

Screw_#6 part and select the Edit part button.
In the Edit part dialog, change the parameters for this
screw as shown and select the OK button.
NOTE: The values in the dimmed fields will change after you
click OK in the Edit part dialog. Re-entering the dialog will
show new values to match the setting in the image.
L13-2 HyperLynx Thermal Analysis
(continued)
In the Edit Master Library dialog, select Save to disk,

click OK and click Close.
Now we will need to copy the Screw_#6 part from the
Master Library to the Working Library to be used in this
design. Select Library > Working.
In the Edit Working Library dialog (in the left-hand
window) Master library: scroll down and select
Screw_#6, then click the >> button to copy it to Working
Library: window and click Close.
Select Placement > Screw and the part will get attached
to your cursor. Place it the layout approximately in
the two locations as shown (see next page). For the
Component properties dialog, click OK for both screws.
L13-3
(continued)
Rerun the analysis by selecting the Run Thermal

Simulation icon.
Note: After we added screws around the lower right
components, the temperature decreased. Overall temperature
for the board also lowered. One component in the upper left
corner is still hot and we will try a different technique below.
Select the Specify environment properties button and

in the Environment Condition Definition dialog, change
Incoming air velocity to 250 ft/m for Front and Back
sides and select the OK button.
Rerun the analysis by selecting the Run Thermal
Simulation icon after changing the airflow velocity.
Note: After we changed the airflow velocity, the component
and overall board temperature lowered.
L13-4 HyperLynx Thermal Analysis
Review Questions
1 When would I use HyperLynx Thermal?
2 How does HyperLynx Thermal compute the temperature of areas of the board?
3 Can I add my own custom heat sinks and mechanical components to HyperLynx Thermal?
4 How do I utilize the results?
Review Answers
1 Many designs can be temperature sensitive depending upon their application. You can use HyperLynx
Thermal to create a thermal model of your design and determine if you will need to add heat sinking
components or adjust your system cooling and air flow specifications to guarantee proper performance.
2 HyperLynx Thermal uses an extensive library of thermally modeled components and air velocity statistics
to create a sophisticated model of the thermal behavior of your design. Through careful monitoring and
adjustment of these parameters, the system can show you what changes you need to consider in order
to bring your design into an acceptable window of thermal performance.
3 You can add additional models to HyperLynx Thermal to represent specific components that you might
add to your design to improve thermal performance. Careful attention must be given to the creation of
these models so that the application can properly interpret their thermal characteristics.
4 Once you problem areas have been identified and you have been presented with possible solutions, you
can incorporate the necessary changes into your design and rerun additional simulations to confirm the
adjusted behavior of your design.
L13-5
Archive
Management
In This Section:
Archive Management
241
Archive Management
Lesson 14: Archive Management
Welcome to Design Archive, a design archiving and reviewing
tool that you can use to organize and manage your PCB design
development process.
With Design Archive, individual users or small workgroups can
easily create, manage, view, and review their project designs
archived in a vaulted database. They can:
View schematics and layouts
Archive and restore successive versions of a design, with
searchable archive names and descriptions
Compare two versions of a design and view graphical and
data reports of the differences
Starting Design Archive and Creating a New Vault

Design Archive is a standalone application.
Generate additional reports about various aspects of a design,

such as line length, netlist and placement
Collaborate with other team members in formal design
reviews (or even as an everyday practice) by marking up
designs with redline comments discussing design issues
This lesson will give you the basics of what Design Archive can do
for you. If you would like more in-depth information, please use
the link to the Users Guide in the upper right corner of the Design
Archive welcome screen.
To start Design Archive using your Start Menu, select

Start > All Programs > PADS VX.1 (32-bit) >
xAVE Design Archive VX.1.
Before you can start archiving your design data you need to
create a vault a storage where archives are stored. To create
a new vault you need to specify an empty folder it could be a
folder on your local computer or a shared network folder. The
content of this folder is controlled by Design Archive and should
not be modified manually.
Inside the Design Archive workspace click the New vault
icon. The Create New Vault dialog displays. Specify the
name of the vault by typing My New Vault in the Name:
text area.
Enter C:\PADS_Stnd_Plus_Eval\PADSVX.1\Lesson31\
My_First_Vault in the Path: text area (or use the Browse
button to the right to traverse to this location) to specify
the path to the folder for your new vault. Click OK to
create the vault.
NOTE: The vault folder location must be created in advance or you

can use the Make New Folder button inside the Browse for Folder
dialog.
Archive Management
L14-1
Starting Design Archive and Creating a New Vault

(continued)
Once the vault is created, the notification box displays.

Click Yes to continue working with the newly created
vault.
Organizing Your Vault

Before you can save archived design data to the vault, you need
to create a Project Container for each PCB design project you
archive. You associate the Project Container with the Working
Folder - a folder where the PCB and schematic design data are
stored on your machine. A vault typically contains archives for
multiple projects, so for the ease of the navigation and search,
it is recommended to create a hierarchical structure inside the
vault using Vault Folders.
To create the first folder, select the My New Vault item

in the Vault View, right-click and select Create Folder to
display the Create Folder dialog. Enter Work In Progress
as the folder name, and then click OK. Your new folder
displays in the Vault View.
Using the same method, create three more folders with the
names Prototypes, Production Designs and Completed
Designs.
NOTE: You can also create a sub-folder using the Create Folder
command if you select the folder item in the Vault View.
L14-2 Archive Management
Archive Management
Organizing Your Vault
(continued)
Select the Work In Progress folder in the Vault View,

right-click and select Create Empty Project from the
menu. The Create Empty Project dialog displays.
Enter Project-A in the Name text field to specify the
name of the project. Type My first archived project in
the Description text box. Click OK to create the Project
Container.
NOTE: The Description box supports multi-line text.
Once the project container is created it appears in the

Vault View inside the Work In Progress folder.
Select File > Exit from the menubar to close Design
Archive.
Archive Management
L14-3
Creating Archives
In the next two sections youll create a couple of archives of the
same project.
Start Design Archive by using your Start Menu, select
xAVE Design Archive VX.1. The Design Archive
remembers the last vault you worked with and opens it
automatically.
Click the + sign next to the Work In Progress folder in
the Vault View, then click the + sign next to the Project-A
project container. Notice the item named as Working
Folder (not set).
In order to create the first archive for your project you

need to associate your project container with the folder
where your design project is located. Select the Project-A
project container in the Vault View, right-click and select
Set Working Folder from the menu. This opens the
Browse For Folder dialog.
Inside the Browse for Folder dialog navigate to the
C:\PADS_Stnd_Plus_Eval\PADSVX.1\Lesson31\Project_A
folder and click OK to associate the project container with
the working folder. Notice that the path to the working
folder is indicated in the Vault View and the Working
Folder View shows its content in the bottom left corner of
the screen.
Archive Management
Creating Archives
(continued)
Now its time to create the first archive for Project-A.

Click the Add Archive to Vault icon in the upper right
corner of the Working Folder View. This opens the Add
Archive to Vault dialog.
Archive Management
L14-5
Creating Archives
(continued)
Inside the Add to Vault dialog, go to the Select

Schematic project file area and click the browse
button.
This opens the Working Folder Browser dialog. Select

Lesson31a.prj and click OK.
Click Yes to automatically select layout file(s)

associated with the project.
To populate the Additional files and folders list, click
the New (Insert) icon.
This creates a new empty list item. Click the browse

button to open the Working Folder Browser dialog.
Using Ctrl+Click, select all four files with the .log
extension and the LogFiles folder and click OK. The
selected items are added to the list.
Archive Management
Creating Archives
(continued)
Specify the name and the description of the created

archive type Initial Placement in the Name text entry
box, type Initial Placement of all components is done
in the Description box. Click OK to start the archiving
process.
Archive Management
L14-7
Creating Archives
(continued)
It takes some time (up to one minute) to create

the archive. When archiving finishes you will see a
notification prompt. Click OK. Notice that the Archive 1
item is now shown in the Vault View.
To make the archive name visible in the Vault View,

select Tools > Option from the Menu bar. This opens
the Options dialog. Click the Archive Navigator Options
button at the lower left corner of the Options dialog.
This opens the Archive Navigator Options dialog. Enable
the [Creation Date/Time] Archive Id Name option in
the Archive display format section of the dialog. Click OK
to apply changes, and then click OK to close the Options
dialog. Now the archive name is visible in the Vault View.
Close the Design Archive using File > Exit.
Archive Management
Retrieving Project Data from Archives

Expand the Work in Progress folder by selecting the [+]
sign next to the folder name and then expand Project-A
by selecting the [+] sign next to the name.
Inside the Vault View, select the Working Folder item
under the Project-A project container, right-click and
select Set Working Folder. This opens the Browse For
Folders dialog.
Navigate to the C:\PADS_Stnd_Plus_Eval\PADSVX.1\
Lesson31\TempFolder and click OK. Notice the working
folder path changes in the Vault View.
Now select Archive 1 Initial Placement in the Vault
View, right-click and select Restore from the menu.
Click Yes to confirm restoring project data to the current
working folder.
After project data extracts from the archive and
downloads to the working folder, you will receive a
confirmation prompt. Click OK to continue.
Select Archive 1 - Initial Placement in the Vault View,

right-click and select View Content from the menu. This
opens a text file where all archived project data files are
listed. Compare the list with the files and folders shown
in the Working Folder View.
You can launch design editing tools directly from the
Design Archive. In the Working Folder View, double-click
Lesson31a.pcb - This launches PADS Layout environment
and loads the PCB file.
Archive Management
L14-9
Retrieving Project Data from Archives (continued)

In PADS Layout Type ss U12 and press Enter on your keyboard to
locate and select the U12 component in the design. Right-click
and select Properties from the menu. The Component Properties
dialog displays. Change the X-coordinate to 4300 and click OK to
apply the change and to close the dialog. Select File > Save to
save the PCB.
Switch to the Design Archive environment by clicking the icon on
the Windows taskbar.
Click the Refresh Working Folder icon

located in the upper
right corner of the Working Folder View. Notice the date was
changed for the several items.
Now you can create another archive using the same procedure
as described in the previous section. Select the Add Archive to
Vault
icon.
In the Add Archive to Vault dialog, select Lesson31a.prj (repeat
steps 6-7 from the previous section). Keep the Additional files
and folders list empty. Enter Adjusted Placement as the archive
name and enter Changed location of part U12 in the Description
field. Click OK to start the archiving process. After the archiving
completes click OK in the notification dialog. Notice that Archive
2 Adjusted Placement archive is now visible in the Vault View
as Archive Design automatically enumerates created archives.
Now switch back to the Layout environment by clicking the Layout
icon on the Windows taskbar. Activate the routing environment
by clicking the Route
icon located on the right-hand side of
the standard toolbar. Type ss U8 to locate and select component
U8, right-click and select Fanout to build automatic fanouts
for the selected component. Save the design using the Ctrl-S
shortcut command.
Archive Management
Retrieving Project Data from Archives
Switch to the Design Archive environment by clicking the
icon on the Windows taskbar.
Click the Add Archive to Vault icon

to start archiving
the updated design version. In the Add Archive to Vault
dialog, enter Fanouts Created as the archive name and
enter Automatic Fanouts were created for component U8
as the archive description. Click OK to start the archiving
process.
After Archive 3 is created close the Design Archive, Layout
and Routing environments.
Viewing Archived Designs
Design Archive provides powerful capabilities for viewing and

exploring archived designs.
Click the Find in Vault

icon located in the upper
right corner of the Vault View. This opens the Find in Vault
dialog. Inside the dialog, select the Archives option for
Items, enter place in the Name text field, then click the
Find button. Design Archive finds all archives that have
place in their names.
Archive Management L14-11
Viewing Archived Designs (continued)

Clear the Name box and enter fanout
in the Description field. Click the Find
button to start the search. This time the
search returns Archive 3. Double-click
Archive 3 in the search results to locate
and select this archive in the Vault View.
Click at the [+] sign next to Archive 3

item to expand the archive branch, then
expand Schematic and Layout branches.
In addition to actual project data, Design
Archive stores snapshots of schematic
and layout design data. Snapshots are
created from the actual project data
during archive creation. Snapshots have
a limited data scope compared to the
actual project data and they provide
a solid basis for design review and
exploration.
Select the Lesson31a

item under
the Schematic branch, right-click
and select View > Design. This
opens the snapshot of the schematic
data in Schematic Viewing Area.
Archive Management
Explore navigation capabilities: use
middle mouse scroll wheel to zoom
in and out, press and hold the middle
mouse button to pan. When you place
the cursor over a component, the Design
Archive shows its Reference Designator
as a tooltip. When you place the cursor
over a net or bus, the name of the net/
bus is displayed.
You can make component name (refdes)

or net name display permanent. Rightclick inside the Schematic Viewing Area
and enable Labels > Show Comp Names
and/or Labels > Show Net Names.

To switch between schematic sheets, click the sheet name in
the Schematic Viewing Area toolbar to open the dropdown
sheet list, then pick a new one. The name of the active sheet
is located left of the dropdown list button.
To restore the view of the entire sheet, use the left-most
Zoom 1:1 toolbar button.
Now select Lesson31a under the Layout branch, right-click
and select View > Design from the menu that appears. This
opens the snapshot of the layout data in Layout Viewing
Area. Navigation inside Layout Viewing Area is similar to the
Schematic Viewing Area use the mouse wheel to zoom,
press and hold middle mouse button to pan.
If you open schematic and layout from
the same archive, you can cross-probe
between two views. Select Tools >
Options and set the Highlight Color to
a light blue color by clicking the color
icon and selecting a new color from
the palette. To enable cross-probing
between views, click the Schematic Link
icon on the toolbar in the Layout View.
This icon has two states: enabled
and disabled
. Clicking the icon
toggles the state.
If you are notified of a possible PCBschematic mismatch click the Yes button
continue to proceed.
Inside the Schematic View switch to the CorporateDemo
(Control Buffers) sheet. Zoom in to display the group of
LED components in the lower left corner by pressing and
holding the left mouse button and drawing a rectangle
around components. Release the button to zoom in.
Archive Management
Position the cursor over the LED1 part
in schematic view and click to select it.
This immediately modifies the layout
view to locate and select the LED1 in
the layout view.

Switch to the Layout View, position
the cursor over the outline of
component U6 (locate near the top
left of the board) and click to select
it. Since there are multiple schematic
parts with the U6 refdes, the Design
Archive opens the Multiple Matching
Items dialog that lists all schematic
parts with U6 refdes. Select a part in
the dialog and the schematic view
changes to locate and highlight that
selected part. Click Done when you
are finished using the dialog.
Archive Management
Click the Reports icon
on the Layout Viewing Area
toolbar. This opens a menu with four report choices.
Explore the contents of the reports. Clicking on a particular
report opens the Report View, where you can print the
report or save it to the vault for further review. You can
also copy report data using Ctrl-A and Ctrl-C shortcuts and
paste it to excel file for further exploration.
Close the Design Archive using the File > Exit command.
Comparing Archives
Design Archive allows you to compare design data from different
archives in a various ways.
Start Design Archive by using your Start Menu,
select Start > All Programs > PADS VX.1 (32-bit) >
By clicking the [+] sign expand the Work In Progress item

in the Vault View, then expand the Project-A item. Expand
Archive 1 and Archive 3 items and expand the Schematic
and Layout branches for each archive. Design Archive
enables you to compare schematic data from different
archives, layout data from different archives or to compare
schematic and layout data from the same or different
archives. We will explore each of these in the next steps.
Comparing Archives (continued)

NETLIST COMPARE
Select Lesson31a schematic and Lesson31a layout
items from Archive 3 using Ctrl+Click. Right-click,
then select the Compare > Netlist command from
the popup menu. This starts comparing schematic
and layout netlist data and generates the differences
report. The report can be printed and/or saved to
the Vault under the Report branch. Close the report
view.
Archive Management
DATA COMPARE
Select Lesson31a schematic from Archive 3
and Lesson31a schematic from Archive 1 using
Ctrl+Click. Right-click, then select Compare > Data
from the menu. This opens the Data Compare
dialog. For schematic comparison it deals with
component attribute values. Click OK to start the
process. Since we changed no attributes between
creating archives the report shows no differences.
Close the report view.

DATA COMPARE
Select Lesson31a layout form Archive 3 and
Lesson31a layout from Archive 1 using Ctrl+Click.
Right-click, then select Compare > Data from
the menu. This opens the Data Compare dialog.
Disable all options by clicking on the All On/All Off
item, then enable Component Placement, Via and
Trace options. Click OK to start the comparison.
The Report View displays the comparison results. It
indicates the changes that were made to the design
between creating archives Archive 1 and Archive
3 (changing location of the U12 component and
creating fanout traces and vias for component U8).
Click View links to explore the differences in details.
Use the Back
icon to return to the differences
report.
Close the Report View.
Archive Management
GRAPHICAL COMPARE
Design Archive allows you to find graphical layer-by-layer
differences between two versions of layout designs, to
generate a comparison report and to save the report to
the vault.
Select Lesson31a layout form Archive 3 and

Lesson31a layout from Archive 1 using Ctrl+Click.
Right-click, then select Compare > Graphical from
the menu. The Layer Compare dialog displays.
Make adjustments to comparison parameters at the
bottom of the Layer Compare dialog: set Compare
Grid Size to 4; set Pixel Compare Tolerance to 3.
Make sure that the Compare Type is set to Selected
Layer(s). Enable the Generate Report option.

GRAPHICAL COMPARE
Position the Layer Compare and xAVE Design
Archives windows side-by-side (as shown). Now,
select layers to compare: enable the BOARD_
OUTLINE and the Component Side Layer 1 layers
at the top of the list, scroll down the layer list
and enable layers PADLAYER_TOP and COMP_
OUTLINE_TOP. Notice, as you enable layers your
selection is displayed in the Design Archive window.
Archive Management
GRAPHICAL COMPARE
For this simple board, the comparison preview
already shows the differences between two
archives. To get to a greater level of details, click the
COMPARE button to initiate an actual comparison.
For the graphics compare purposes, the Design
Archive divides the board area into rectangular
compare areas (in this case its 4 x 4 = 16 areas)
and is looking for bitmap differences inside each
compare area. The comparison is performed twice,
once with Design 1 image laid over Design 2 image,
and again with Design 2 image laid over Design 1
image. Two comparisons are necessary because
the top layer covers the bottom layer, so some
differences might be seen in one comparison and
not in the other.
After the comparison completes two things

happen: The Layer Differences list on the righthand side of the Layer Compare dialog is populated
and the Report View window is created. For a brief
differences review you can click on an item inside
the Layer Differences list to zoom in the PCB View
to a particular area with differences.
For more systematic exploration of differences you
can use the hierarchical Graphics Compare report.
Switch to the Report View window and maximize
it. It shows the top level of the Graphical Compare
report, where you can see design versions and the
summary of comparison results for two comparison
methods explained in step .

GRAPHICAL COMPARE
Click inside the box below the Design 1 above 2 title.
This opens the second level of the Graphical
Compare report that shows how the board area is
divided into Compare Areas. Letters A, B denote
rows and digits 1, 2, 3 denote columns.
Scroll down or click inside a compare area with
differences to get to the list of areas where
differences were detected.
Click the thumbnail at the intersection of the

Difference Nr 4 (Location B2) row and the Combined
column to get the full-scale image of the compare
area B2.
Archive Management
GRAPHICAL COMPARE
Click the Backwards icon
at the upper left
corner of the Report View to go back to the Compare Area

list. Use the same button again to return to the top of the
Graphical Compare report. Click the Save Report to Vault
icon
at the upper left corner of the Report View to
save this report to the vault. The report is written to the
Reports branch of Archive 1. Close the Report View, and
then close the Layer Compare dialog. Finally, close the
Design Archive environment
Design Review
Another way to use the Design Archive is to perform design
reviews.
Start Design Archive by using your Start Menu,
select Start > All Programs > PADS VX.1 (32-bit) >
Open the Lesson31a layout from the Archive 3 archive.
To access the redlining commands, press the Redlining
icon on the toolbar.
This opens the Redline toolbar (shown here)
and the Markup Viewing Area (located on the top right
side of the workspace).
Select the Add Topic icon

on the Markup Area toolbar
and create a new topic called/named Fanout Review.
Select the topic and click the Add Issue icon
to create
a new issue called/named Fanout updates required for
U8.
Design Review (continued)

Zoom in to the extents of component U8, select the
created issue in the Markup Area, then select the
Add Redline Sticky Note icon
on the Redline
toolbar. Press and hold the left mouse button and
start drawing a rectangle inside the component U8
outline. Release the button. This opens the Enter
Redline Text dialog. Type Remove Fanouts from
unused pins., then press OK. This creates the sticky
note image in the layout view and adds the sticky
note item to the markup tree inside the Markup
Area.
Click the Save to Vault icon

on the Markup
Area toolbar. Select OK when prompted that the
data will be saved in the vault. This step creates a
collaboration report and saves it to the Vault. This
report can be retrieved by selecting the Lesson31a
layout under Archive 3 inside the Vault View, rightclick and select View > Collaboration Data from the
menu.
Close the Design Archive environment.
Archive Management
Review Questions
1 To review schematic or layout information in Design Archive do I need to use a license of xDX or PADS?
2 Can I compare different archives in Design Archive?
3 Can I include notes or comments for archive?
4 If I make another archive will the Design Archive auto-assign a new revision to a new archive?
5 How can I search inside the Vault?
6 Can I move my vault to another location?
Review Answers
1 No, Design Archive does it on its own without using additional xDX or PADS license.
2 Yes you compare different archives and see difference reports in HTML format.
3 Yes, redlines, notes and comments can be included for each archive and can be used for design reviews.
4 Yes, a new revision will be assigned to each new archive and additional descriptive notes identifying
each archive can be added to the revision.
5 You can search for Project containers, folders and archives in a vault using several criteria: user name,
name of a project, folder or archive, text in the archive description. you can search entire Vault or
individual folders for items you are looking for. You dont need to remember exact names by instead
using keywords that are present in the names.
6 Yes, you can copy and move your vault directory to another location on your machine or to another
machine. You can compress your vault and send it by e-mail (if its not too big).
Completing the Design
Conclusion
This Evaluation Guide has introduced you to some of the power and flexibility available in PADS, but that is just a
beginning. Obviously, this evaluation has only scratched the surface and presented you with an abbreviated view
into the full spectrum of the design capabilities of the products. If you would like to learn more about the many
features and functions of these applications, there is a wealth of knowledge to experience and discover in the
extensive resources that are available.
Additional resources Include:
Tutorials
Concepts Guides
Extensive Help files
User Manuals
The InfoHub
On-line video presentations
Click the icons below for additional resources:
http://www.pads.com
Appendix 1 - ODBC Setup

The acronym ODBC stands for Open Database Connectivity which is an
industry database standard. Most databases developed or upgraded since
the 1980s support this standard. It is the technology that is used with xDX
Databook to connect to databases. xDX Databook also supports a web
server connection using ODBC. In this example, you will set up an ODBC
connection for a Microsoft Access Database format.
Note: The setup steps shown here are for Microsoft Windows 7 OS,
32bit and 64bit respectively. You may also be required to download the
Microsoft Access ODBC driver from Microsofts website. If you are using
a different OS, please refer to the instructions specific to your OS for
ODBC setup.
Establishing ODBC Connectivity - Windows 7 , 32bit

Select the Start Menu and then select Control Panel.
Select System and Security > Administrative Tools, click
Administrative Tools.
Double click Data Sources (ODBC).

Under the System DSN tab click Add.
Select the Microsoft Access Driver (*.mdb) item from the list.
Click Finish.
Type CORPORATE in the field called Data Source Name.
Type Database for PADS Evaluation in the Description text

box.
Click Select.
Browse to the access database called Corporate.mdb which
will be located in the C:\PADS_Stnd_Plus_Eval\PADSVX.1
\Libs directory.
Select the Corporate.mdb file and then click OK to accept the
selection. Click OK in the parent dialog boxes. Your setup is
complete.
Establishing ODBC Connectivity - Windows 7 , 64bit

From Windows Explorer, browse to the directory
C:\Windows\SysWOW64.
Double-click odbcad32.exe.
Follow the previous steps 4 through 11 to complete the setup.
APPENDIX 1: ODBC Setup
Mentor Graphics Corporation

8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.
Telephone: 503.685.7000
Toll-Free Telephone: 800.592.2210
Website: www.pads.com

PADS Standard Plus Evaluation Guide

Diunggah oleh

Informasi Dokumen

Deskripsi Asli:

Hak Cipta

Format Tersedia

Bagikan dokumen Ini

Bagikan atau Tanam Dokumen

Opsi Berbagi

Apakah menurut Anda dokumen ini bermanfaat?

Apakah konten ini tidak pantas?

Hak Cipta:

Format Tersedia

PADS Standard Plus Evaluation Guide

Diunggah oleh

Hak Cipta:

Format Tersedia

PADS Standard Plus

Lesson 1: PADS Schematic Workspace.................................................................... L1 - 1

Lesson 5: Signal Integrity Analysis Using LineSim................................................... L5 - 1

Lesson 6: Working with Central Library Manager................................................... L6 - 1

Lesson 7: Constraint Creation................................................................................. L7 - 1

Placement and Routing....................................................................................

Lesson 8: Placing Parts........................................................................................... L8 - 1

Routing with PADS Router

Lesson 10: Manual Routing of High-Speed Nets.................................................. L10 - 1

Post Layout Analysis

Lesson 12: Signal Integrity Analysis...................................................................... L12 - 1

Lesson 14: Archive Management......................................................................... L14 - 1

elcome to the PADS Standard Plus Evaluation. Our goal is

Introduction to PADS Standard Plus

This Evaluation Guide will introduce you to the major features

Finally, remember that this document is an evaluation guide,

Design Process Overview

Steps In the Design Process

Taking a new design from concept to completion requires

Though there are hundreds of operations you must perform to

Create a Design Project

The Design Process

PCB Design Layout

Introduction to PADS Standard Plus

A PADS Solution for Everyone

Integration with HyperLynx, provides a board-level simulation

As the standard in desktop PCB layout tools, PADS offers

Signal Integrity Analysis

Interactive & Automatic Routing

About This Evaluation

Mouse Usage and Terms

This Evaluation Guide and accompanying lesson files will allow

Throughout the guide, you will see terminology for RMB,

Evaluation Environment Setup

toolbars and tooltips.

Start PADS Schematic Design Environment

PADS Schematic Design Environment and Workspace

Introduction to the User Interface (Main Window)

Open the Lesson 1 Database

L1-2 PADS Schematic Design Environment and Workspace

PADS Data Management

Practice Viewing Extended Tooltips

The Main Toolbar

The View Toolbar

Review the Main and View Toolbars

L1-4 PADS Schematic Design Environment and Workspace

The Add Toolbar

The Grid Toolbar

The Transform Toolbar

Align Align Distribute Snap to

Review the Add, Grid and Transform Toolbars

Hover over the Add, Grid and Transform toolbars to see

Navigator Tree Pane

The Navigator Tree Pane

Open the Navigator Tree by selecting the icon on the

Double click the name CORPORATE and notice the main

L1-6 PADS Schematic Design Environment and Workspace

Double-click Sheet 4 and watch the main workspace

Notice there are 2 categories that appear in the

PADS Schematic Design Environment and Workspace

Open Project Settings by selecting Setup > Settings.

Note: This is a very convenient way to get information without

L1-8 PADS Schematic Design Environment and Workspace