64
64
y
Carry-out
64
Carry-in
Sum
Functional test
Carry-in
A
B
Carry-out
Sum
generation of
carry
generation of sum
In practice:
a subset covering <75% faults is provided by the designer as functional
test-patterns
ATPG is applied to supplement and raise the coverage to >98% stuck-at
f lt coverage
fault
The functional and structural examples achieve the exact same fault coverage
activate the fault, and cause its effects to propagate to a circuit primary
output
p
if the circuit output is different from what would be expected from a faultfree circuit, then the fault can be detected
p
prove
whether one circuit implementation
p
matched another circuit
implementation
But also:
ATPG
x1
x2
cj
x1
1
Unexplored
Present Assignment
The automatic test pattern generation makes use of these search space
abstractions
ATPG
three examples
A forward implication results when the inputs to a logic gate are sufficiently
labeled so that the output can be uniquely determined
Forward implication
backtracking backtracing
three examples
Backward implication
s-a-1
D
x
D-Frontier
Fault Cone
Fault cone set of hardware that can be reached while performing a forward
tracing, starting at the fault site
D-frontier
D
frontier set of gates closest to POs with D or D at the input and X at the
output
x
0
1
0
fault propagation
2.
3.
1.
s-a-0
D
g
Step1:
assuming the second input s-a-0, fault activation requires that this
node be controlled to logic 1, thus causing a D downstream of the
fault
s-a-0
D
D
c
all off-path
off path values must be non-controlling,
non controlling ii.e.
e g=1
g=1, f=0
indeed, D-bar shows up at the output
Step3: justification
s-a-0
D
backtrack again
backtrack,
s-a-0
1
Step3: justifying
s-a-0
Step3: justifying
0
1
z
s-a-0
Z=D
E=x
C=0
B=1
A=0
The test for the s-a-0 fault is vector ABCD=010x, and produces output
In conclusion