1. Introduction
The exponential growth of internet traffic has been the major driving force for the
increasing demand for transmission bandwidth. To increase the efficiency of the network and
to allow high data bit rates it is desirable that switching and routing can be carried out in the
physical layer, avoiding optical-to-electrical and electrical-to-optical converters. All-optical
devices provide data format transparency, and may provide lower power consumption and
higher-speed processing, compared to their electronic counterparts. Recent developments in
optical signal processing and in photonic switching have made it possible to reach bit rates in
the order of gigabits per second per wavelength and terabits per second per fibre. In this
context, all-optical flip-flops (AOFF) can be used to perform many optical signal processing
functions in future optical packet switching networks.
Page 1
Figure 1: IEEE Xplore annual citations with index terms referring to optical RAM.
few years. This fact can be explained mainly due to technology advances in monolithic and
hybrid integration, and the need for a high-speed and low-power memory.
is
type
of random-access
memory that
stores
each bit of
data
in
separate capacitor within an integrated circuit. The capacitor can be either charged or
discharged; these two states are taken to represent the two values of a bit, conventionally
called 0 and 1. Since capacitors leak charge, the information eventually fades unless the
Page 2
Compared to DRAM, SRAM does not have a capacitor to store the data, hence SRAM
works without refreshing.
In SRAM the data is lost when the memory is not electrically powered.
SRAM is faster and more reliable than the more common DRAM.
While DRAM supports access times (access time is the time required to read or write
data to/from memory) of about 60 nanoseconds, SRAM can give access times as low as
10 nanoseconds.
Cycle time of SRAM is much shorter than that of DRAM because it does not need to
pause between accesses.
SRAM is much more expensive to produce than DRAM.
The operation of SRAM and DRAM are the same in both optical and electrical domains.
Only difference lies in the implementation of the fundamental block.
Page 3
pass gates for access control and two cross-coupled inverters with two possible states.
Although it has been widely used in electronic cache memories, its speed performance imposes
the major limit to the overall system processing speed.
Optical memory has to overcome innate limitations enforced by the neutral charge of
light particles that impedes their storage, making it impossible to mimic the respective
electronic memory modules that rely on the negative electron charge. Optical bit-level storage
without random access capabilities has been recently demonstrated by means of integrated
optical memory elements relying on coupled semiconductor lasers.
The proposed optical RAM cell consists of two Access Gates (AG) and a hybridly
integrated all-optical flip-flop (AOFF) as shown in figure 4, experimentally demonstrating
successful operation at 5Gb/s along with a performance analysis for reaching 40Gb/s
Read/Write speeds
Page 4
Page 5
the other laser through gain saturation. Lasing in the master can be turned off by injecting
external optical pulses, changing in this way the state of the system. The cavity length of this
AOFF scheme is about 4.5 mm, which cause speed limitation.
Page 6
Parameter\Technology
SOA-MZI
Switching Times
< 1 ns
< 200 ps
< 190 ps
Switching Energies
< 10 pJ
< 1 pJ
4 fJ
Extinction Ratio
35 dB SM
> 10 dB DM
> 20 dB SM
Integration Type
Monolithic
Hybrid
Monolithic
Page 7
Page 8
An all-optical binary counter can be used for header recognizing and payload processing
in optical packet-switching networks, besides working as a finite-state machine in optical
computing. The experimental setup [7] is shown in Figure 8. The scheme is composed by two
identical stages realized each one by an optical S-R latch and an optical AND logic gate based on
FWM in SOA.
Each stage has 3 ports: the input clock, the output (Qi) and the carry signal. The latches
output Q1 and Q2, represent, respectively, the less significant bit (LSB) and most significant bit
(MSB) of the counter output. In order to carry out two-bit counting operations, the two stages
are cascaded by using the "Carry 1" signal coming from stage 1, as input for the second stage.
Extension to N-bit counting can be performed by cascading N stages.
Page 9
state of AOFF2. After this operation, the delayed clock pulse is injected into the port In2 of
AOFF1 and subsequently clears its state. The signal encoded in wavelength that outputs from
the optical converter then sets the new state of AOFF1. Thus a compete shift function has
been realized.
Page 10
Page 11
RAM bank implementations with smarter column/row encoders/decoder while enabling for
re-configurability in optical cache mapping.
11. Conclusion
Despite the proven high-speed potential of optical signal processing circuitry, photonic
processing devices still experience several difficulties in convincing about their functional
potential, one main reason for this being the absence of a reliable optical Random Access
Memory (RAM).
As network traffic continues to increase each year, unless Moores law reaches to a
limit, the power consumption in CMOS VLSI chips will soon consume hundreds of Watts. Optical
communication networks, with photonic integration capability, may provide higher speeds,
with reduced environmental impacts. Applications nowadays range from all-optical shift
registers to threshold functions and packet forwarding, being packet duration holding the most
common and immediate application. Integration and silicon photonics can bring a new age of
development for these devices in terms of cost and performance integration in more complex
functions, opening in this way a route for a next generation of applications and functionalities.
Page 12
REFERENCES
[1] George T. Kanellos, Dimitrios Fitsios, Theonitsa Alexoudi, Christos Vagionas, Amalia Miliou
and Nikos Pleros, Bringing WDM into optical static RAM architectures,Lightwave technology
journal, March. 2013
[2] S. McKee, Reflections on the Memory Wall, in Proceedings of the 1st Conf. on Comp.
frontiers, Ischia, Italy, Apr. 2004.
[3] Hill M., Vries T., Dorren H. J. S., Leijtens X., Zantvoort J. H. C., Besten J., Smallbrugge B., Oei
Y., Binsma H., Khoe G., Smit M.: Integrated two-state AWG-based multiwavelength laser. IEEE
Photon. Technol. Letters, 2005.
[4] M.T. Hill, H. de Waardt, G.D. Khoe, and H.J.S. Dorren, "Fast optical flip-flop by use of MachZender Interferometers", Microwave Opt. Technol. Lett., vol. 31, no. 6, pp. 411-415, Dec. 2001
[5] Trita A., Mezosi G., Bragheri F., Jin Y., Furst S., Elsasser W., Cristiani I., Sorel M., Giuliani G.:
Dynamic operation of all-optical flip-flop based on a monolithic semiconductor ring laser.
ECO08 Proc., 2008, paper We2C3, Brussels
[6] Photonic RAM: The key for facilitating an Optical Router development, NTT Photonic
Laboratories report.
[7] Wang J., Meloni G., Berrettini G., Poti L., Bogoni A..: All-optical binary counter based on
Semiconductor Optical Amplifiers.Op. Letters, 2009, 34, (22), Pp. 35173519
[8] Zhang S., Li Z., Liu Y., Khoe G., Dorren H. J. S.: Optical Flip-Flop Shift Register Based On An
Optical Flip-Flop Memory With A Single Active Element. Osa Optics Express, 2005, 13, Pp.97089713.
[9] Brahmi H., Bougioukos M., Menif M., Maziotis A., Stamatiadis C., Kouloumentas C.,
Apostolopoulos D., Avramopoulos H., Erasme D.: Experimental Demonstration Of An AllOptical Packet Forwarding Gate Based On A Single Soa-Mzi At 40 Gb/S. Proc. Ofc/Nfoec 2011,
2011, Paper Omk5, Los Angeles, California
[10] Stamatiadis C., Bougioukos M., Maziotis A., Bakopoulos P., Stampoulidis L., Avramopoulos
H.: All-Optical Contention Resolution using a single optical flip-flop and two stage all-optical
wavelength conversion. OFC/NFOEC10, 2010, paper OThN5, San Diego, USA
Page 13