SN54/74LS73A

DUAL JK NEGATIVE
EDGE-TRIGGERED FLIP-FLOP
The SN54LS / 74LS73A offers individual J, K, clear, and clock inputs. These
dual flip-flops are designed so that when the clock goes HIGH, the inputs are
enabled and data will be accepted. The logic level of the J and K inputs may
be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of
the clock pulse.

DUAL JK NEGATIVE
EDGE-TRIGGERED FLIP-FLOP
LOW POWER SCHOTTKY

LOGIC DIAGRAM (Each Flip-Flop)

J SUFFIX
CERAMIC
CASE 632-08
14

Q
13 (8)

Q
12 (9)

N SUFFIX
PLASTIC
CASE 646-06

CLEAR
2 (6)
K
3 (10)

14

J
14 (7)

1 (15)
CLOCK (CP)
D SUFFIX
SOIC
CASE 751A-02

14
1

ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD

MODE SELECT TRUTH TABLE

INPUTS

Ceramic
Plastic
SOIC

OUTPUTS

OPERATING MODE
Reset (Clear)
Toggle
Load 0 (Reset)
Load 1 (Set)
Hold

CD

L
H
H
H
H

X
h
l
h
l

X
h
h
l
l

L
q
L
H
q

H
q
H
L
q

H, h = HIGH Voltage Level

L, I = LOW Voltage Level
X = Dont Care
l, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time
l, h (q) = prior to the HIGH to LOW clock transition.

LOGIC SYMBOL

14

CP

K C Q
D

12

13

5-1

K C Q
D

CP

10

6
VCC = PIN 4
GND = PIN 11

FAST AND LS TTL DATA

SN54/74LS74A
DUAL D-TYPE POSITIVE
EDGE-TRIGGERED FLIP-FLOP
The SN54 / 74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual
clear and set inputs, and also complementary Q and Q outputs.
Information at input D is transferred to the Q output on the positive-going
edge of the clock pulse. Clock triggering occurs at a voltage level of the clock
pulse and is not directly related to the transition time of the positive-going
pulse. When the clock input is at either the HIGH or the LOW level, the D input
signal has no effect.

DUAL D-TYPE POSITIVE

EDGE-TRIGGERED FLIP-FLOP
LOW POWER SCHOTTKY

J SUFFIX
CERAMIC
CASE 632-08

LOGIC DIAGRAM (Each Flip-Flop)

14
1

SET (SD)
4 (10)
Q
5 (9)
CLEAR (CD)
1 (13)
CLOCK
3 (11)

N SUFFIX
PLASTIC
CASE 646-06

14

Q
6 (8)

D
2 (12)
D SUFFIX
SOIC
CASE 751A-02

14
1

ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD

MODE SELECT TRUTH TABLE

INPUTS

OUTPUTS

Ceramic
Plastic
SOIC

OPERATING MODE
Set
Reset (Clear)
*Undetermined
Load 1 (Set)
Load 0 (Reset)

SD

SD

L
H
L
H
H

H
L
L
H
H

X
X
X
h
l

H
L
H
H
L

L
H
H
L
H

* Both outputs will be HIGH while both SD and CD are LOW, but the output states are unpredictable
if SD and CD go HIGH simultaneously. If the levels at the set and clear are near VIL maximum then
we cannot guarantee to meet the minimum level for VOH.
H, h = HIGH Voltage Level
L, I = LOW Voltage Level
X = Dont Care
i, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time
i, h (q) = prior to the HIGH to LOW clock transition.

LOGIC SYMBOL
4

10

D SD Q

CP
CD Q

12

D SD Q

11

CP

13
VCC = PIN 14
GND = PIN 7

FAST AND LS TTL DATA

5-1

CD Q

SN54/74LS75
SN54/74LS77

4-BIT D LATCH
The TTL/MSI SN54 / 74LS75 and SN54 / 74LS77 are latches used as temporary storage for binary information between processing units and input /output or indicator units. Information present at a data (D) input is transferred to
the Q output when the Enable is HIGH and the Q output will follow the data
input as long as the Enable remains HIGH. When the Enable goes LOW, the
information (that was present at the data input at the time the transition occurred) is retained at the Q output until the Enable is permitted to go HIGH.
The SN54 / 74LS75 features complementary Q and Q output from a 4-bit
latch and is available in the 16-pin packages. For higher component density
applications the SN54 / 74LS77 4-bit latch is available in the 14-pin package
with Q outputs omitted.

4-BIT D LATCH
LOW POWER SCHOTTKY

CONNECTION DIAGRAMS DIP (TOP VIEW)

Q0

Q1

16

15

Q1
14

E01 GND
13
12

Q2

Q2

Q3

11

10

J SUFFIX
CERAMIC
CASE 620-09
16
1

SN54 / 74LS75

1
Q0

2
D0
Q0
14

3
D1
Q1
13

E23 VCC

E01 GND
12
11

NC
10

6
D2
Q2
9

16

8
Q3

7
D3

N SUFFIX
PLASTIC
CASE 648-08
1

Q3
8
16
1

D SUFFIX
SOIC
CASE 751B-03

SN54 / 74LS77

1
D0

2
D1

3
E23

4
VCC

5
D2

6
D3

PIN NAMES

D1D4
E01
E23
Q1Q4
Q1Q4

J SUFFIX
CERAMIC
CASE 632-08

7
NC

14
1

LOADING (Note a)

Data Inputs
Enable Input Latches 0, 1
Enable Input Latches 2, 3
Latch Outputs (Note b)
Complimentary Latch Outputs (Note b)

HIGH

LOW

0.5 U.L.
2.0 U.L.
2.0 U.L.
10 U.L.
10 U.L.

0.25 U.L.
1.0 U.L.
1.0 U.L.
5 (2.5) U.L.
5 (2.5) U.L.

NOTES:
a) 1 Unit Load (U.L.) = 40 A HIGH.
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
Temperature Ranges.

N SUFFIX
PLASTIC
CASE 646-06

14
1

14
1

D SUFFIX
SOIC
CASE 751A-02

TRUTH TABLE
(Each latch)
ORDERING INFORMATION
tn

tn + 1

D
H
L

Q
H
L

NOTES:
tn = bit time before enable
negative-going transition
tn+1 = bit time after enable
negative-going transition

SN54LSXXJ
SN74LSXXN
SN74LSXXD

FAST AND LS TTL DATA

5-1

Ceramic
Plastic
SOIC

SN54/74LS75
LOGIC SYMBOLS

SN54/74LS75

D0
E01
E23

D1

D2

D3

Q0 Q0 Q1 Q1 Q2 Q2 Q3 Q3

Q0

Q1

Q2

Q3

16 1 15 14 10 11 9

14

13

13
4

SN54/74LS77

D0
E01
E23

D1

D2

D3

12
3

VCC = PIN 5
GND = PIN 12

VCC = PIN 4
GND = PIN 11
NC = PIN 7, 10

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Limits
S b l
Symbol

Min

P
Parameter

VIH

Input HIGH Voltage

VIL

Input LOW Voltage

VIK

Input Clamp Diode Voltage

Typ

2.0
54

Output HIGH Voltage

VOL

Output LOW Voltage

IIH

Input HIGH Current

IIL

Input LOW Current

IOS

Short Circuit Current (Note 1)

ICC

Power Supply Current

U i
Unit

T
Test
C
Conditions
di i

Guaranteed Input HIGH Voltage for

All Inputs

Guaranteed Input
p LOW Voltage
g for
All Inputs

0.7

74

VOH

Max

0.8
V

VCC = MIN, IIN = 18 mA

54

2.5

0.65
3.5

1.5

74

2.7

3.5

VCC = MIN,, IOH = MAX,, VIN = VIH

or VIL per Truth Table
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table

54, 74

0.25

0.4

IOL = 4.0 mA

74

0.35

0.5

IOL = 8.0 mA

D Input
E Input

20
80

VCC = MAX, VIN = 2.7 V

D Input
E Input

0.1
0.4

mA

VCC = MAX, VIN = 7.0 V

D Input
E Input

0.4
1.6

mA

VCC = MAX, VIN = 0.4 V

100

mA

VCC = MAX

12

mA

VCC = MAX

Typ

Max

U i
Unit

20

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (TA = 25C, VCC = 5.0 V)

Limits
S b l
Symbol

P
Parameter

Min

tPLH
tPHL

Propagation Delay, Data to Q

15
9.0

27
17

ns

tPLH
tPHL

Propagation Delay, Data to Q

12
7.0

20
15

ns

tPLH
tPHL

Propagation Delay, Enable to Q

15
14

27
25

ns

tPLH
tPHL

Propagation Delay, Enable to Q

16
7.0

30
15

ns

FAST AND LS TTL DATA

5-2

T
Test
C
Conditions
di i

50V
VCC = 5.0
CL = 15 pF

SN54/74LS76A
DUAL JK FLIP-FLOP
WITH SET AND CLEAR
The SN54 / 74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock
goes HIGH, the inputs are enabled and data will be accepted. The Logic Level
of the J and K inputs will perform according to the Truth Table as long as minimum set-up times are observed. Input data is transferred to the outputs on the
HIGH-to-LOW clock transitions.

DUAL JK FLIP-FLOP
WITH SET AND CLEAR
LOW POWER SCHOTTKY

J SUFFIX
CERAMIC
CASE 620-09

MODE SELECT TRUTH TABLE

INPUTS

OUTPUTS

16

OPERATING MODE
Set
Reset (Clear)
*Undetermined
Toggle
Load 0 (Reset)
Load 1 (Set)
Hold

SD

CD

L
H
L
H
H
H
H

H
L
L
H
H
H
H

X
X
X
h
l
h
l

X
X
X
h
h
l
l

H
L
H
q
L
H
q

L
H
H
q
H
L
q

N SUFFIX
PLASTIC
CASE 648-08

16
1

*Both outputs will be HIGH while both SD and CD are LOW, but the output states are unpredictable
if SD and CD go HIGH simultaneously.
H,h = HIGH Voltage Level
L,l = LOW Voltage Level
X = Immaterial
l, h (q) = Lower case letters indicate the state of the referenced input (or output) one setup time prior
to the HIGH-to-LOW clock transition

D SUFFIX
SOIC
CASE 751B-03

16
1

ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD

Ceramic
Plastic
SOIC

LOGIC DIAGRAM
LOGIC SYMBOL
Q

CLEAR (CD)

SD
Q

16

CP

J C Q
D

SET (SD)

15

14

SD
Q

11

CP

J C Q
D

10

12

8
VCC = PIN 5
GND = PIN 13

CLOCK (CP)

FAST AND LS TTL DATA

5-1

SN54/74LS173A
4-BIT D-TYPE REGISTER
WITH 3-STATE OUTPUTS
The SN54 / 74LS173A is a high-speed 4-Bit Register featuring 3-state
outputs for use in bus-organized systems. The clock is fully edge-triggered
allowing either a load from the D inputs or a hold (retain register contents)
depending on the state of the Input Enable Lines (IE1, IE2). A HIGH on either
Output Enable line (OE1, OE2) brings the output to a high impedance state
without affecting the actual register contents. A HIGH on the Master Reset
(MR) input resets the Register regardless of the state of the Clock (CP), the
Output Enable (OE1, OE2) or the Input Enable (IE1, IE2) lines.
Fully Edge-Triggered
3-State Outputs
Gated Input and Output Enables
Input Clamp Diodes Limit High-Speed Termination Effects

4-BIT D-TYPE REGISTER

WITH 3-STATE OUTPUTS
LOW POWER SCHOTTKY

J SUFFIX
CERAMIC
CASE 620-09
16
1

CONNECTION DIAGRAM DIP (TOP VIEW)

MR

VCC
16

D0
14

15

D1
13

D2
12

D3
11

IE2
10

IE1
9

N SUFFIX
PLASTIC
CASE 648-08

16
1

NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.

D SUFFIX
SOIC
CASE 751B-03

16

1
OE1

2
OE2

3
Q0

4
Q1

5
Q2

6
Q3

7
CP

8
GND

ORDERING INFORMATION

PIN NAMES

LOADING (Note a)
HIGH

D0 D3
IE1 IE2
OE1 OE2
CP
MR
Q0 Q3

SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD

Data Inputs
Input Enable (Active LOW)
Output Enable (Active LOW) Inputs
Clock Pulse (Active HIGH Going Edge)
Input
Master Reset Input (Active HIGH)
Outputs (Note b)

Ceramic
Plastic
SOIC

LOW

0.5 U.L.
0.5 U.L.
0.5 U.L.
0.5 U.L.

0.25 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.

0.5 U.L.
65 (25) U.L.

0.25 U.L.
15 (7.5) U.L.

NOTES:
a. 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
b. Temperature Ranges.

LOGIC SYMBOL
9 10

14 13 12 11

1 2
IE
CP

7
1
2

1
2

D0 D1 D2 D3

OE
MR

Q0 Q1 Q2 Q3

15

3 4 5 6

VCC = PIN 16
GND = PIN 8

FAST AND LS TTL DATA

5-1

SN54/74LS173A
LOGIC DIAGRAM
D0

D1
14

IE1

IE2

10

D2
13

D3
12

11

CP
7

CP D
Q
MR

15

OE1

OE2

Q0

Q1

Q2

Q3

VCC = PIN 16
GND = PIN 8
= PIN NUMBERS

TRUTH TABLE
MR

CP

IE1

IE2

Dn

Qn

H
L
L
L
L
L

x
L

x
x
H
x
L
L

x
x
x
H
L
L

x
x
x
x
L
H

L
Qn
Qn
Qn
L
H

H = HIGH Voltage Level

L = LOW Voltage Level
X = Immaterial

When either OE1, or OE2 are HIGH, the output is in the off state (High Impedance);
however this does not affect the contents or sequential operation of the register.

GUARANTEED OPERATING RANGES

Min

Typ

Max

Unit

VCC

Symbol
Supply Voltage

Parameter
54
74

4.5
4.75

5.0
5.0

5.5
5.25

TA

Operating Ambient Temperature Range

54
74

55
0

25
25

125
70

IOH

Output Current High

54
74

1.0
2.6

mA

IOL

Output Current Low

54
74

12
24

mA

FAST AND LS TTL DATA

5-2

SN54/74LS174
HEX D FLIP-FLOP
The LSTTL / MSI SN54 / 74LS174 is a high speed Hex D Flip-Flop. The
device is used primarily as a 6-bit edge-triggered storage register. The
information on the D inputs is transferred to storage during the LOW to HIGH
clock transition. The device has a Master Reset to simultaneously clear all
flip-flops. The LS174 is fabricated with the Schottky barrier diode process for
high speed and is completely compatible with all Motorola TTL families.

HEX D FLIP-FLOP
LOW POWER SCHOTTKY

Edge-Triggered D-Type Inputs

Buffered-Positive Edge-Triggered Clock
Asynchronous Common Reset
Input Clamp Diodes Limit High Speed Termination Effects

J SUFFIX
CERAMIC
CASE 620-09

CONNECTION DIAGRAM DIP (TOP VIEW)

Q5

VCC
16

15

D5
14

D4
13

Q4

D3
11

12

Q3

CP

10

16
1
NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.

N SUFFIX
PLASTIC
CASE 648-08

16

1
MR

2
Q0

3
D0

4
D1

5
Q1

6
D2

8
GND

7
Q2

PIN NAMES

D SUFFIX
SOIC
CASE 751B-03

LOADING (Note a)
16

HIGH
D0 D5
CP
MR
Q0 Q5

Data Inputs
Clock (Active HIGH Going Edge) Input
Master Reset (Active LOW) Input
Outputs (Note b)

LOW

0.25 U.L.
0.25 U.L.
0.25 U.L.
5 (2.5) U.L.

0.5 U.L.
0.5 U.L.
0.5 U.L.
10 U.L.

ORDERING INFORMATION
SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD

NOTES:
a. 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
b. Temperature Ranges.

Ceramic
Plastic
SOIC

LOGIC SYMBOL
LOGIC DIAGRAM
3 4 6 11 13 14
MR CP D5
1

D4

14

D3

13

D2

D1

11

D0
4

9
1
D Q

D Q

D Q

D Q

D Q

D Q

CP
CD

CP
CD

CP
CD

CP
CD

CP
CD

CP
CD

D0 D1 D2 D3 D4 D5
CP
MR
Q0 Q1 Q2 Q3 Q4 Q5

2 5 7 10 12 15
15

VCC = PIN 16
GND = PIN 8

Q5

12

Q4

10

Q3

Q2

Q1

Q0

= PIN NUMBERS

FAST AND LS TTL DATA

5-1

VCC = PIN 16
GND = PIN 8

SN54/74LS174
FUNCTIONAL DESCRIPTION
A LOW input to the Master Reset (MR) will force all outputs
LOW independent of Clock or Data inputs. The LS174 is
useful for applications where the true output only is required
and the Clock and Master Reset are common to all storage
elements.

The LS174 consists of six edge-triggered D flip-flops with

individual D inputs and Q outputs. The Clock (CP) and Master
Reset (MR) are common to all flip-flops.
Each D inputs state is transferred to the corresponding flipflops output following the LOW to HIGH Clock (CP) transition.

TRUTH TABLE
Inputs (t = n, MR = H)

Outputs (t = n+1) Note 1

H
L

H
L

Note 1: t = n + 1 indicates conditions after next clock.

GUARANTEED OPERATING RANGES

Symbol

Parameter

Min

Typ

Max

Unit

VCC

Supply Voltage

54
74

4.5
4.75

5.0
5.0

5.5
5.25

TA

Operating Ambient Temperature Range

54
74

55
0

25
25

125
70

IOH

Output Current High

54, 74

0.4

mA

IOL

Output Current Low

54
74

4.0
8.0

mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Limits
S b l
Symbol

Min

P
Parameter

VIH

Input HIGH Voltage

VIL

Input LOW Voltage

VIK

Input Clamp Diode Voltage

VOH

Output HIGH Voltage

VOL

Output LOW Voltage

IIH

Input HIGH Current

IIL

Input LOW Current

IOS

Short Circuit Current (Note 1)

ICC

Power Supply Current

Typ

Max

U i
Unit

2.0
54

Guaranteed Input
p LOW Voltage
g for
All Inputs

VCC = MIN, IIN = 18 mA

0.7

74

0.8
0.65

1.5

T
Test
C
Conditions
di i
Guaranteed Input HIGH Voltage for
All Inputs

54

2.5

3.5

74

2.7

3.5

VCC = MIN,, IOH = MAX,, VIN = VIH

or VIL per Truth Table
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table

54, 74

0.25

0.4

IOL = 4.0 mA

74

0.35

0.5

IOL = 8.0 mA

20

VCC = MAX, VIN = 2.7 V

0.1

mA

VCC = MAX, VIN = 7.0 V

0.4

mA

VCC = MAX, VIN = 0.4 V

100

mA

VCC = MAX

26

mA

VCC = MAX

20

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

FAST AND LS TTL DATA

5-2

SN54/74LS273

OCTAL D FLIP-FLOP WITH CLEAR

The SN54 / 74LS273 is a high-speed 8-Bit Register. The register consists of
eight D-Type Flip-Flops with a Common Clock and an asynchronous active
LOW Master Reset. This device is supplied in a 20-pin package featuring 0.3
inch lead spacing.

OCTAL D FLIP-FLOP
WITH CLEAR

8-Bit High Speed Register

Parallel Register
Common Clock and Master Reset
Input Clamp Diodes Limit High-Speed Termination Effects

LOW POWER SCHOTTKY

CONNECTION DIAGRAM DIP (TOP VIEW)

VCC Q7
20 19

D7
18

D6
17

Q6

Q5

16

15

D5
14

D4
13

Q4

CP

12

11
J SUFFIX
CERAMIC
CASE 732-03

20
1

1
MR

2
Q0

3
D0

4
D1

5
Q1

6
Q2

7
D2

8
D3

9
Q3

PIN NAMES

10
GND

N SUFFIX
PLASTIC
CASE 738-03

20

LOADING (Note a)

CP
D0 D7
MR
Q0 Q7

Clock (Active HIGH Going Edge) Input

Data Inputs
Master Reset (Active LOW) Input
Register Outputs (Note b)

HIGH

LOW

0.5 U.L.
0.5 U.L.
0.5 U.L.
10 U.L.

0.25 U.L.
0.25 U.L.
0.25 U.L.
5 (2.5) U.L.

20
1

NOTES:
a) 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW.
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial
(74) Temperature Ranges.

ORDERING INFORMATION

TRUTH TABLE
MR

CP

Dx

Qx

L
H
H

X
H
L

L
H
L

DW SUFFIX
SOIC
CASE 751D-03

SN54LSXXXJ
Ceramic
SN74LSXXXN Plastic
SN74LSXXXDW SOIC

H = HIGH Logic Level

L = LOW Logic Level
X = Immaterial

LOGIC DIAGRAM
11

13

14

17

18

D0

D1

D2

D3

D4

D5

D6

D7

CP D
CD Q

CP D
CD Q

CP D
CD Q

CP D
CD Q

CP D
CD Q

CP D
CD Q

CP D
CD Q

CP D
CD Q

Q0

Q1

Q2

Q3

Q4

Q5

Q6

Q7

12

15

16

19

CP

MR

VCC = PIN 20
GND = PIN 10
= PIN NUMBERS

FAST AND LS TTL DATA

5-1

SN54/74LS279
QUAD SET-RESET LATCH

VCC
16

S1
15

14

13

S1
12

S2
11

R
10

Q
9

QUAD SET-RESET LATCH

LOW POWER SCHOTTKY

1
R

2
S1

3
S2

4
Q

5
R

6
S1

7
Q

8
GND

J SUFFIX
CERAMIC
CASE 620-09
16

TRUTH TABLE
INPUT

S1

S2

OUTPUT
(Q)

L
L
X
H
H

L
X
L
H
H

L
H
H
L
H

h
H
H
L
No Change

N SUFFIX
PLASTIC
CASE 648-08

16
1

L = LOW Voltage Level

H = HIGH Voltage Level
X = Dont Care
h = The output is HIGH as long as
h = S1 or S2 is LOW. If all inputs go
h = HIGH simultaneously, the output
h = state is indeterminate; otherwise,
h = it follows the Truth Table

16
1

D SUFFIX
SOIC
CASE 751B-03

ORDERING INFORMATION
SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD

Ceramic
Plastic
SOIC

GUARANTEED OPERATING RANGES

Symbol

Parameter

Min

Typ

Max

Unit

VCC

Supply Voltage

54
74

4.5
4.75

5.0
5.0

5.5
5.25

TA

Operating Ambient Temperature Range

54
74

55
0

25
25

125
70

IOH

Output Current High

54, 74

0.4

mA

IOL

Output Current Low

54
74

4.0
8.0

mA

FAST AND LS TTL DATA

5-1