ISSN:2277-1581
01 April 2016
IJSET@2016
doi : 10.17950/ijset/v5s4/404
Page 180
ISSN:2277-1581
01 April 2016
doi : 10.17950/ijset/v5s4/404
Page 181
ISSN:2277-1581
01 April 2016
short time later the run mode can act naturally confidently
picked. Truly, it is correspondence forms on USB transport that
data switches between OTG contraptions. Henceforth, particular
ought to be done rightly whatever OTG devices pass on or USB
devices impart. In USB correspondence system, the slave is
controlled by host. Precisely when slave gets demand bunch sent
by host, a USB thwart is made in slave. What's more, after that
the slave sends device information to have by gotten summon
requesting to do device list.
Fig. 5. Hot Slave switch Function. Flow chart for the OTG enabling function
Connecting to OTG Devices
8B/10B Encoder
For this module 8-bit information is given to this and
relying upon the control bit (ki), it gives the yield [9]. At the
point when the control bit is '0', it will give encode the
information and gives a yield of 10-bit, else every one of the bits
of yield will be zero is shown in Fig. 7
doi : 10.17950/ijset/v5s4/404
Page 182
ISSN:2277-1581
01 April 2016
IV. Conclusion
OTG device is particular from the traditional USB device that
just works in single mode. The OTG contraption can continue
running in the host mode or the slave mode. Furthermore, a
while later the run mode can act naturally self-assuredly picked.
Truly, it is a correspondence process on USB transports that
data switch between OTG devices. Consequently,
IJSET@2016
i.
Wolf AC, Scheytt C. 15 Gbps communication over an USB3. 0
cable and even more. In Systems, Signals and Devices (SSD), 2012 9th
International Multi-Conference on 2012 Mar20(pp.1-3).IEEE.
ii.
Darji, Brijesh, and Bhavna Pancholi. "Implementation of
unified architecture of 802.11 a and 802.16 a PHY layers using Verilog
HDL (R & D)." organization 2.4 (2012): 573-576.
iii.
Babu, N. Kiran, and PS Srinivas Babu. "Design of Physical
Coding sub layer using 8B/10B algorithm." International Journal of
Recent Technology and Engineering (IJRTE), ISSN (2013): 2277-3878.
iv.
Bhat, G. M., et al. "VHDL modeling and simulation of data
scrambler and descrambler for secure data communication." Indian
Journal of Science and Technology 2.10 (2009): 41-43.
v.
Trivedi H, Kumar R, Tank R, Sundaresan C, Madhushankara
M. Implementation of USB 3. 0 superspeed Physical Layer using
Verilog HDL. International Journal of Computer Applications. 2014
Jan 1;95(24).
vi.
Seong, Ki-Hwan, et al. "Verilog Modeling of Transmission
Line for USB 2.0 High-Speed PHY Interface." JOURNAL OF
SEMICONDUCTOR TECHNOLOGY AND SCIENCE 14.4 (2014): 463470.
vii.
Zheng, Li Kun, Ya Li Chen, and Zhe Ying Li. "Design and
Implementation of USB Transceiver with Verilog." Applied Mechani
Mechanics and Materials. Vol. 462. 2014.
viii.
Zhigui, L., Dejun, M., & Qingqing, Z. (2011, July). Design
and Implementation of OTG Communication System Terminal Based on
USB. In Control, Automation and Systems Engineering (CASE), 2011
International Conference on (pp. 1-4). IEEE.
ix.
Nanda, Shruthi B. BS. "DESIGN OF LINK LAYER AND
PHYSICAL LAYER OF USB 3.0 AND IMPLEMENTATION ON XILINX
FPGA".In Emerging Trends in Electronics and Communication
(NCETEC-15), 2015 National Conference.
doi : 10.17950/ijset/v5s4/404
Page 183