Anda di halaman 1dari 47

5

ZQT/ZQS/ZQW CRV SYSTEM BLOCK DIAGRAM

DIS._eDP

INT._eDP

eDP Con.

eDP

P23

Dual Channel DDR III


1066/1333/1600 MHZ

DDRIII-SODIMM1
DDRIII-SODIMM2

eDP

IVY Bridge
rPGA 989

VRAM

DIS._HDMI
Display

GFX

P13, 14

P13, 14

N13P-GL/GS/GT
/N13M-GS

PEG
TX/RX

P3, 4, 5, 6
IMC

DIS._CRT

P23
FDI

DIS._LVDS

DMI

Int. MIC
USB-8

DMI(x4)
FDI
CLK

INT_CRT

P26

SATA

SATA - ODD

INT_HDMI

HDMI Con. P24

SATA 5
P26

Cougar Point
Panther Point

G-Sensor

USB3-3/USB2-2

USB3.0/2.0

USB Charger

USB2-4

PCI-E x1

USB2.0

P25

PCIE-8
USB-10

MINI CARD
WLAN
P25

PCIE-3

RTL8411
10/100/1G

X'TAL
32.768KHz

P31

X'TAL 25MHz

P31
P8
B

BATTERY

RTC

SPI

IHDA

ALC271X-VB6
AUDIO CODEC

P29

Cardreader
CONN.
P30

P29

CLK

LPC

Int. MIC

RJ45

Cardreader

SPI ROM
P8

Azalia

P31

MINI-SSD

USB-3

P7, 8, 9, 10, 11, 12

Bluetooth Con.

PCIE-1

PCI-E x1

PCH

USB2-1& 9

USB3 Port
MB side

P31

SMBUS

P26

Small Board
CONNECTOR

CRT Con. P23

Display

SATA 0

SATA - HDD

LVDS/CCD/MIC
Con.
P23

INT_LVDS

DMI

EC
P28

X'TAL
32.768KHz

WPCE885
P34

bq24707A

TPS51216

Batery Charger

P35

+1.5V_SUS

P39

Discharger
Thermal Protection
P43

RT8223P

RT8241A

3V/5V

36

MIC JACK
P28

TPS51650
P28

HP

K/B Con.
P28

P33

EM-6781-T3
HALL SENSOR

P23

Touch Pad
Board Con.
P26

Fan Driver
(PWM Type)
P33

P40

TPS51728

CPU core/VAXG

Speaker

VCCSA

P37

TPS51219

VGPU Core

P41

MP2139DD

+1.05V_PCH / +1.05V_VTT

P38

+1.5V_GFX/1.05V_GFX/3V_GFX

P42

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Date:

Wednesday, February 08, 2012

Rev
3C

Block Diagram
5

Sheet

of

46

VGA power up sequence


+3V
EC
MOSFET

+3V_GFX

dGPU_RWR_EN

VIN

+VGACORE

+1.05V

PWM
dGPU_VRON

VGA_PG

MOSFET
MOSFET

+1.5V_GFX

MOSFET

+1.8V_GFX

DGPU_PWROK

+1.05V_GFX

+1.5VSUS
VGA_VID
VGA_PG

+1.8V

Power States

DESCRIPTION

CONTROL
SIGNAL

ACTIVE IN

+10V~+19V

MAIN POWER

ALWAYS

ALWAYS

+3V~+3.3V

RTC POWER

ALWAYS

ALWAYS

+3VPCU

+3.3V

EC POWER

ALWAYS

ALWAYS

+5VPCU

+5V

CHARGE POWER

ALWAYS

ALWAYS

+15V

+15V

CHARGE PUMP POWER

ALWAYS

ALWAYS

+3V_S5

+3.3V

LAN/BT/CIR POWER

S5_ON

S0-S5

+5V_S5

+5V

USB POWER

S5_ON

S0-S5

+5V

+5V

HDD/ODD/Codec/TP/CRT/HDMI POWER

MAINON

S0

+3V

+3.3V

PCH/GPU/Peripheral component POWER

MAINON

S0

+1.5VSUS

+1.5V

CPU/SODIMM CORE POWER

SUSON

S0-S3

+0.75V_DDR_VTT

+0.75V

SODIMM Termination POWER

MAINON

S0

+VGFX_AXG

variation

Internal GPU POWER

VRON

S0

+1.8V

+1.8V

CPU/PCH/Braidwood POWER

MAINON

S0

+1.5V

+1.5V

MINI CARD/NEW CARD POWER

MAINON

S0

+1.05V

+1.05V

PCH CORE POWER/IVY/SNB bridge VCCIO

MAINON

S0

POWER PLANE

VOLTAGE

VIN
+3V_RTC

+VCCSA

+0.9V

CPU POWER

HWPG_VTT

S0

+VCC_CORE

variation

CPU CORE POWER

VRON

S0

LCDVCC

+3.3V

LCD POWER

LVDS_VDDEN

S0

MAINON

S0

Thermal Follow Chart

NTC
Thermal
Protection

CPU
CORE PWR

H_ORICHOT#
H/W Throttling

CPU

PM_THRMTRIP#

SYS_SHDN#

WIRE-AND

3V/5 V
SYS PWR

SML1ALERT#

FAN Driver

PCH

FAN

SM-Bus

EC

CPUFAN#

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

PWR Status & GPU PWR CRL & THRM


Date:
1

Wednesday, February 08, 2012

Sheet

2
8

of

46

Rev
3C

03
For Sandy Bridge processor only implementation:
PROC_SELECT can be left NC.

DMI_TX[0]
DMI_TX[1]
DMI_TX[2]
DMI_TX[3]

7
7
7
7
7
7
7
7

FDI_TXN0
FDI_TXN1
FDI_TXN2
FDI_TXN3
FDI_TXN4
FDI_TXN5
FDI_TXN6
FDI_TXN7

A21
H19
E19
F18
B21
C20
D18
E17

7
7
7
7
7
7
7
7

FDI_TXP0
FDI_TXP1
FDI_TXP2
FDI_TXP3
FDI_TXP4
FDI_TXP5
FDI_TXP6
FDI_TXP7

A22
G19
E20
G18
B20
C19
D19
F17

FDI0_TX[0]
FDI0_TX[1]
FDI0_TX[2]
FDI0_TX[3]
FDI1_TX[0]
FDI1_TX[1]
FDI1_TX[2]
FDI1_TX[3]

FDI_FSYNC0
FDI_FSYNC1

J18
J17

FDI0_FSYNC
FDI1_FSYNC

FDI_INT

H20

FDI_INT

7
7

FDI_LSYNC0
FDI_LSYNC1

J19
H17

7
7

A18
A17
B16

eDP_COMP
23 INT_eDP_HPD_Q
23
23

EDP-AUX+
EDP-AUX-

C15
D15

23

EDP-ML0+
TP107
TP104
TP109

C17
F16
C16
G15

TP106
TP105
TP108

C18
E16
D16
F15

23

EDP-ML0-

FDI0_TX#[0]
FDI0_TX#[1]
FDI0_TX#[2]
FDI0_TX#[3]
FDI1_TX#[0]
FDI1_TX#[1]
FDI1_TX#[2]
FDI1_TX#[3]

FDI0_LSYNC
FDI1_LSYNC

eDP_COMPIO
eDP_ICOMPO
eDP_HPD
eDP_AUX
eDP_AUX#
eDP_TX[0]
eDP_TX[1]
eDP_TX[2]
eDP_TX[3]
eDP_TX#[0]
eDP_TX#[1]
eDP_TX#[2]
eDP_TX#[3]

PEG_RX[0]
PEG_RX[1]
PEG_RX[2]
PEG_RX[3]
PEG_RX[4]
PEG_RX[5]
PEG_RX[6]
PEG_RX[7]
PEG_RX[8]
PEG_RX[9]
PEG_RX[10]
PEG_RX[11]
PEG_RX[12]
PEG_RX[13]
PEG_RX[14]
PEG_RX[15]

PEG_RX0 16
PEG_RX1 16
PEG_RX2 16
PEG_RX3 16
PEG_RX4 16
PEG_RX5 16
PEG_RX6 16
PEG_RX7 16
PEG_RX8 16
PEG_RX9 16
PEG_RX10 16
PEG_RX11 16
PEG_RX12 16
PEG_RX13 16
PEG_RX14 16
PEG_RX15 16

SKTOCC#

TP16

TP_CATERR#

TP15

34

AN33

R101

H_PROCHOT#_R

56_4

PM_THRMTRIP#

10 PM_THRMTRIP#

DIS.VGA-->EV@ + EOP@
Optimize-->IOP@ + EOP@
UMA-->IV@ + IOP@
Special-->SP@

PM_SYNC

R_PEG_TX#0
R_PEG_TX#1
R_PEG_TX#2
R_PEG_TX#3
R_PEG_TX#4
R_PEG_TX#5
R_PEG_TX#6
R_PEG_TX#7
R_PEG_TX#8
R_PEG_TX#9
R_PEG_TX#10
R_PEG_TX#11
R_PEG_TX#12
R_PEG_TX#13
R_PEG_TX#14
R_PEG_TX#15

C411
C414
C416
C419
C421
C425
C426
C430
C435
C438
C440
C444
C446
C448
C451
C452

EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4

PEG_TX#0 16
PEG_TX#1 16
PEG_TX#2 16
PEG_TX#3 16
PEG_TX#4 16
PEG_TX#5 16
PEG_TX#6 16
PEG_TX#7 16
PEG_TX#8 16
PEG_TX#9 16
PEG_TX#10 16
PEG_TX#11 16
PEG_TX#12 16
PEG_TX#13 16
PEG_TX#14 16
PEG_TX#15 16

PEG_TX[0]
PEG_TX[1]
PEG_TX[2]
PEG_TX[3]
PEG_TX[4]
PEG_TX[5]
PEG_TX[6]
PEG_TX[7]
PEG_TX[8]
PEG_TX[9]
PEG_TX[10]
PEG_TX[11]
PEG_TX[12]
PEG_TX[13]
PEG_TX[14]
PEG_TX[15]

M28
M33
M30
L31
L28
K30
K27
J29
J27
H28
G28
E28
F28
D27
E26
D25

R_PEG_TX0
R_PEG_TX1
R_PEG_TX2
R_PEG_TX3
R_PEG_TX4
R_PEG_TX5
R_PEG_TX6
R_PEG_TX7
R_PEG_TX8
R_PEG_TX9
R_PEG_TX10
R_PEG_TX11
R_PEG_TX12
R_PEG_TX13
R_PEG_TX14
R_PEG_TX15

C412
C415
C418
C420
C422
C424
C428
C432
C433
C436
C441
C442
C447
C449
C450
C455

EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4

PEG_TX0 16
PEG_TX1 16
PEG_TX2 16
PEG_TX3 16
PEG_TX4 16
PEG_TX5 16
PEG_TX6 16
PEG_TX7 16
PEG_TX8 16
PEG_TX9 16
PEG_TX10 16
PEG_TX11 16
PEG_TX12 16
PEG_TX13 16
PEG_TX14 16
PEG_TX15 16

AN32

C155
R102

AM34

*SHORT_4 H_PWRGOOD_R

AP33

V8

PROCHOT#

R105

43_4

CPU_PLTRST#_R AR33

3
1
R401

A16 CLK_DPLL_SSCLKP_R
A15 CLK_DPLL_SSCLKN_R

3
1
R412

Rb

SM_DRAMRST#

SM_RCOMP[0]
SM_RCOMP[1]
SM_RCOMP[2]

R8

AK1
A5
A4

PM_SYNC

UNCOREPWRGOOD

SM_DRAMPWROK

RESET#

CPU_PLTRST#
R106

Ra

R414

EV@1K_4

R410

EV@1K_4

CPU_DRAMRST#

SM_RCOMP_0
SM_RCOMP_1
SM_RCOMP_2

4
2
0_4P2R

CLK_CPU_BCLKP
CLK_CPU_BCLKN

4
2
IOP@0_4P2R

CLK_DPLL_SSCLKP 9
CLK_DPLL_SSCLKN 9

+1.05V

CPU_DRAMRST# 15

R460
R437
R438

9
9

140/F_4
25.5./F_4
200/F_4

EV

UMA/OPT.

Ra

NA

0 ohm

Rb

1K

NA

Rc

1K

NA

CRB 1.0 : SM_RCOMP[2..0] W:20mils, S:15mils, L 500mils

THERMTRIP#

+1.05V
75_4

A28 CLK_CPU_BCLKP_R
A27 CLK_CPU_BCLKN_R

Rc

PECI

10K_4

15 PM_DRAM_PWRGD_R

R103

DPLL_REF_CLK
DPLL_REF_CLK#

iGPU wo eDP and dGPU


Connect DPLL_REF_SSCLK on Processor to GND through 1K 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K 5% resistor

CATERR#

0.1u/10V_4

R107

BCLK
BCLK#

AP29
AP27

XDP_PRDY#
XDP_PREQ#

TCK
TMS
TRST#

AR26
AR27
AP30

XDP_TCLK
PCH_JTAG_TMS
XDP_TRST#

TDI
TDO

AR28
AP26

PCH_JTAG_TDI
PCH_JTAG_TDO

DBR#

AL35

BPM#[0]
BPM#[1]
BPM#[2]
BPM#[3]
BPM#[4]
BPM#[5]
BPM#[6]
BPM#[7]

AT28
AR29
AR30
AT30
AP32
AR31
AT31
AR32

PRDY#
PREQ#

*SHORT_4 PM_SYNC_R

R81

10 H_PWRGOOD

M29
M32
M31
L32
L29
K31
K28
J30
J28
H29
G27
E29
F27
D28
F26
E25

AL32

SKTOCC#

Intel recommended UNCOREPWRGOOD


routing on one layer

apply C5205 for nosie

PEG_TX#[0]
PEG_TX#[1]
PEG_TX#[2]
PEG_TX#[3]
PEG_TX#[4]
PEG_TX#[5]
PEG_TX#[6]
PEG_TX#[7]
PEG_TX#[8]
PEG_TX#[9]
PEG_TX#[10]
PEG_TX#[11]
PEG_TX#[12]
PEG_TX#[13]
PEG_TX#[14]
PEG_TX#[15]

AL33

EC_PECI

H_PROCHOT#

34,37 H_PROCHOT#

AN34

PROC_SELECT#

CLOCKS

J33
L35
K34
H35
H32
G34
G31
F33
F30
E35
E33
F32
D34
E31
C33
B32

*SHORT_4 PROC_SELECT# C26

R398

H_SNB_IVB#

DDR3
MISC

G22
D22
F20
C21

DMI_RXP0
DMI_RXP1
DMI_RXP2
DMI_RXP3

DMI_TX#[0]
DMI_TX#[1]
DMI_TX#[2]
DMI_TX#[3]

8
PEG_RX#0 16
PEG_RX#1 16
PEG_RX#2 16
PEG_RX#3 16
PEG_RX#4 16
PEG_RX#5 16
PEG_RX#6 16
PEG_RX#7 16
PEG_RX#8 16
PEG_RX#9 16
PEG_RX#10 16
PEG_RX#11 16
PEG_RX#12 16
PEG_RX#13 16
PEG_RX#14 16
PEG_RX#15 16

JTAG & BPM

G21
E22
F21
D21

PEG_COMP connect to PIN H22&J22 W:4mils/S:15mils/L: 500mils.


PEG_COMP connect to PIN J21 W:12mils/S:15mils/L: 500mils.

K33
M35
L34
J35
J32
H34
H31
G33
G30
F35
E34
E32
D33
D31
B33
C32

MISC

DMI_RXN0
DMI_RXN1
DMI_RXN2
DMI_RXN3

PEG_RX#[0]
PEG_RX#[1]
PEG_RX#[2]
PEG_RX#[3]
PEG_RX#[4]
PEG_RX#[5]
PEG_RX#[6]
PEG_RX#[7]
PEG_RX#[8]
PEG_RX#[9]
PEG_RX#[10]
PEG_RX#[11]
PEG_RX#[12]
PEG_RX#[13]
PEG_RX#[14]
PEG_RX#[15]

PEG_COMP

J22
J21
H22

U15B

THERMAL

7
7
7
7

DMI_RX[0]
DMI_RX[1]
DMI_RX[2]
DMI_RX[3]

PCI EXPRESS* - GRAPHICS

B28
B26
A24
B23

DMI

DMI_TXP0
DMI_TXP1
DMI_TXP2
DMI_TXP3

PEG_ICOMPI
PEG_ICOMPO
PEG_RCOMPO

DMI_RX#[0]
DMI_RX#[1]
DMI_RX#[2]
DMI_RX#[3]

Intel(R) FDI

7
7
7
7

7
7
7
7

B27
B25
A25
B24

DMI_TXN0
DMI_TXN1
DMI_TXN2
DMI_TXN3

eDP

7
7
7
7

IVY Bridge Processor (CLK,MISC,JTAG)

For IVY/Sandy processor compatibility:


Needs a pull-up resistor to PCH VccDFTERM rail (1.8V) through a 2.2 K5% pull-up resistor.
Connect to the DF_TVS of PCH though a 1K5% series resistor.

U15A

PWR MANAGEMENT

IVY Bridge Processor (DMI,PEG,FDI)

TP25
TP27
TP29
TP28
TP20
TP26

XDP_DBRST# 7
XDP_BPM0
XDP_BPM1
XDP_BPM2
XDP_BPM3
XDP_BPM4
XDP_BPM5
XDP_BPM6
XDP_BPM7

TP102
TP101
TP97
TP99
TP19
TP22
TP96
TP95

For XDP

*750/F_4
Ivy Bridge_rPGA_2DPC_Rev0p61

R104

9 PCI_PLTRST#

*1.5K/F_4
+3V

1
2
3

Ivy Bridge_rPGA_2DPC_Rev0p61

NC VCC

CRB 1.0 : change to +3V(S0)

C156
0.1u/10V_4

U4

IN
GND OUT

CPU_PLTRST#

74LVC1G07GW

DG 1.0 :
The recommended AC cap value is changed to 220nF for compatibility with
PCIe Gen3 on future platforms.
For Gen2 only designs, it is acceptable to continue to use the 100nF capacitor.

HPD disable
This signal can be left as no
connect if entire eDP interface
is disabled.

N13P-GS--->Gen2

FDI Disabling (Discrete Only)


3

+1.05V
C29

Reserve FDI Disabling (Discrete Only), add


R665,R666,R667,R668,R669. 1/13

1/13 add

DP & PEG Compensation

Processor pull-up(CPU)
7,37 IMVP_PWRGD

+1.05V

Q8

FDV301N

FDI_FSYNC0
FDI_FSYNC1
FDI_LSYNC0
FDI_LSYNC1

EV@0_4
EV@0_4
EV@0_4

R667
EV@1K/F_4

R666
EV@1K/F_4

FDI_FSYNC can gang


all these 4
signals together
and tie them with
only one 1K
resistor to GND
(DG V0.5 Ch2.2.9).

R411

24.9/F_4

eDP_COMP

eDP_COMPIO and ICOMPO signals should


be shorted near balls and routed with
typical impedance <25 mohms

R409

24.9/F_4

PEG_COMP

PEG_ICOMPI and RCOMPO signals should


be routed within 500 mils
typical impedance = 43 mohms

H_PROCHOT#

R98

62_4

PCH_JTAG_TDO
PCH_JTAG_TMS
PCH_JTAG_TDI
XDP_PREQ#
XDP_TCLK
XDP_TRST#

R118
R119
R115
R114
R121
R111

51_4
51_4
51_4
*51_4
51_4
51_4

Routed within 500 mils

+1.05V

Routed within 25 mils

5,7,8,9,11,23,34,37,38,42,43,46 +1.05V
7,8,9,10,11,13,14,16,20,23,24,25,26,27,29,33,34,36,37,38,39,40,41,42,43,45,46
+3V

R93
1K_4
A

FDI_INT
R665
R668
R669

+1.05V

PM_THRMTRIP#

Q7
3 MMBT3904

SYS_SHDN#

19,36,43

PEG_ICOMPO signals should


be routed within 500 mils
typical impedance = 14.5 mohms

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

IVY Bridge 1/4


Date:
5

Wednesday, February 08, 2012


1

Sheet

of

46

04

IVY Bridge Processor (DDR3)


U15C

U15D

13
13
13

13
13
13

M_A_BS#0
M_A_BS#1
M_A_BS#2

M_A_CAS#
M_A_RAS#
M_A_WE#

C5
D5
D3
D2
D6
C6
C2
C3
F10
F8
G10
G9
F9
F7
G8
G7
K4
K5
K1
J1
J5
J4
J2
K2
M8
N10
N8
N7
M10
M9
N9
M7
AG6
AG5
AK6
AK5
AH5
AH6
AJ5
AJ6
AJ8
AK8
AJ9
AK9
AH8
AH9
AL9
AL8
AP11
AN11
AL12
AM12
AM11
AL11
AP12
AN12
AJ14
AH14
AL15
AK15
AL14
AK14
AJ15
AH15

SA_DQ[0]
SA_DQ[1]
SA_DQ[2]
SA_DQ[3]
SA_DQ[4]
SA_DQ[5]
SA_DQ[6]
SA_DQ[7]
SA_DQ[8]
SA_DQ[9]
SA_DQ[10]
SA_DQ[11]
SA_DQ[12]
SA_DQ[13]
SA_DQ[14]
SA_DQ[15]
SA_DQ[16]
SA_DQ[17]
SA_DQ[18]
SA_DQ[19]
SA_DQ[20]
SA_DQ[21]
SA_DQ[22]
SA_DQ[23]
SA_DQ[24]
SA_DQ[25]
SA_DQ[26]
SA_DQ[27]
SA_DQ[28]
SA_DQ[29]
SA_DQ[30]
SA_DQ[31]
SA_DQ[32]
SA_DQ[33]
SA_DQ[34]
SA_DQ[35]
SA_DQ[36]
SA_DQ[37]
SA_DQ[38]
SA_DQ[39]
SA_DQ[40]
SA_DQ[41]
SA_DQ[42]
SA_DQ[43]
SA_DQ[44]
SA_DQ[45]
SA_DQ[46]
SA_DQ[47]
SA_DQ[48]
SA_DQ[49]
SA_DQ[50]
SA_DQ[51]
SA_DQ[52]
SA_DQ[53]
SA_DQ[54]
SA_DQ[55]
SA_DQ[56]
SA_DQ[57]
SA_DQ[58]
SA_DQ[59]
SA_DQ[60]
SA_DQ[61]
SA_DQ[62]
SA_DQ[63]

AE10
AF10
V6

SA_BS[0]
SA_BS[1]
SA_BS[2]

AE8
AD9
AF9

SA_CAS#
SA_RAS#
SA_WE#

SA_CLK[0]
SA_CLK#[0]
SA_CKE[0]

SA_CLK[1]
SA_CLK#[1]
SA_CKE[1]

DDR SYSTEM MEMORY A

M_A_DQ0
M_A_DQ1
M_A_DQ2
M_A_DQ3
M_A_DQ4
M_A_DQ5
M_A_DQ6
M_A_DQ7
M_A_DQ8
M_A_DQ9
M_A_DQ10
M_A_DQ11
M_A_DQ12
M_A_DQ13
M_A_DQ14
M_A_DQ15
M_A_DQ16
M_A_DQ17
M_A_DQ18
M_A_DQ19
M_A_DQ20
M_A_DQ21
M_A_DQ22
M_A_DQ23
M_A_DQ24
M_A_DQ25
M_A_DQ26
M_A_DQ27
M_A_DQ28
M_A_DQ29
M_A_DQ30
M_A_DQ31
M_A_DQ32
M_A_DQ33
M_A_DQ34
M_A_DQ35
M_A_DQ36
M_A_DQ37
M_A_DQ38
M_A_DQ39
M_A_DQ40
M_A_DQ41
M_A_DQ42
M_A_DQ43
M_A_DQ44
M_A_DQ45
M_A_DQ46
M_A_DQ47
M_A_DQ48
M_A_DQ49
M_A_DQ50
M_A_DQ51
M_A_DQ52
M_A_DQ53
M_A_DQ54
M_A_DQ55
M_A_DQ56
M_A_DQ57
M_A_DQ58
M_A_DQ59
M_A_DQ60
M_A_DQ61
M_A_DQ62
M_A_DQ63

AB6
AA6
V9

M_A_CLK0 13
M_A_CLK0# 13
M_A_CKE0 13

AA5
AB5
V10

M_A_CLK1 13
M_A_CLK1# 13
M_A_CKE1 13

SA_CLK[2]
SA_CLK#[2]
SA_CKE[2]

AB4
AA4
W9

SA_CLK[3]
SA_CLK#[3]
SA_CKE[3]

AB3
AA3
W10

SA_CS#[0]
SA_CS#[1]
SA_CS#[2]
SA_CS#[3]

AK3
AL3
AG1
AH1

M_A_CS#0 13
M_A_CS#1 13

SA_ODT[0]
SA_ODT[1]
SA_ODT[2]
SA_ODT[3]

AH3
AG3
AG2
AH2

M_A_ODT0 13
M_A_ODT1 13

C4
G6
J3
M6
AL6
AM8
AR12
AM15

M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7

SA_DQS[0]
SA_DQS[1]
SA_DQS[2]
SA_DQS[3]
SA_DQS[4]
SA_DQS[5]
SA_DQS[6]
SA_DQS[7]

D4
F6
K3
N6
AL5
AM9
AR11
AM14

M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7

SA_MA[0]
SA_MA[1]
SA_MA[2]
SA_MA[3]
SA_MA[4]
SA_MA[5]
SA_MA[6]
SA_MA[7]
SA_MA[8]
SA_MA[9]
SA_MA[10]
SA_MA[11]
SA_MA[12]
SA_MA[13]
SA_MA[14]
SA_MA[15]

AD10
W1
W2
W7
V3
V2
W3
W6
V1
W5
AD8
V4
W4
AF8
V5
V7

M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13
M_A_A14
M_A_A15

SA_DQS#[0]
SA_DQS#[1]
SA_DQS#[2]
SA_DQS#[3]
SA_DQS#[4]
SA_DQS#[5]
SA_DQS#[6]
SA_DQS#[7]

14 M_B_DQ[63:0]
M_B_DQ0
M_B_DQ1
M_B_DQ2
M_B_DQ3
M_B_DQ4
M_B_DQ5
M_B_DQ6
M_B_DQ7
M_B_DQ8
M_B_DQ9
M_B_DQ10
M_B_DQ11
M_B_DQ12
M_B_DQ13
M_B_DQ14
M_B_DQ15
M_B_DQ16
M_B_DQ17
M_B_DQ18
M_B_DQ19
M_B_DQ20
M_B_DQ21
M_B_DQ22
M_B_DQ23
M_B_DQ24
M_B_DQ25
M_B_DQ26
M_B_DQ27
M_B_DQ28
M_B_DQ29
M_B_DQ30
M_B_DQ31
M_B_DQ32
M_B_DQ33
M_B_DQ34
M_B_DQ35
M_B_DQ36
M_B_DQ37
M_B_DQ38
M_B_DQ39
M_B_DQ40
M_B_DQ41
M_B_DQ42
M_B_DQ43
M_B_DQ44
M_B_DQ45
M_B_DQ46
M_B_DQ47
M_B_DQ48
M_B_DQ49
M_B_DQ50
M_B_DQ51
M_B_DQ52
M_B_DQ53
M_B_DQ54
M_B_DQ55
M_B_DQ56
M_B_DQ57
M_B_DQ58
M_B_DQ59
M_B_DQ60
M_B_DQ61
M_B_DQ62
M_B_DQ63

M_A_DQS#[7:0] 13

M_A_DQS[7:0] 13

14
14
14

14
14
14

M_A_A[15:0] 13

Ivy Bridge_rPGA_2DPC_Rev0p61

M_B_BS#0
M_B_BS#1
M_B_BS#2

M_B_CAS#
M_B_RAS#
M_B_WE#

C9
A7
D10
C8
A9
A8
D9
D8
G4
F4
F1
G1
G5
F5
F2
G2
J7
J8
K10
K9
J9
J10
K8
K7
M5
N4
N2
N1
M4
N5
M2
M1
AM5
AM6
AR3
AP3
AN3
AN2
AN1
AP2
AP5
AN9
AT5
AT6
AP6
AN8
AR6
AR5
AR9
AJ11
AT8
AT9
AH11
AR8
AJ12
AH12
AT11
AN14
AR14
AT14
AT12
AN15
AR15
AT15

SB_CLK[0]
SB_CLK#[0]
SB_CKE[0]

SB_DQ[0]
SB_DQ[1]
SB_DQ[2]
SB_DQ[3]
SB_DQ[4]
SB_DQ[5]
SB_DQ[6]
SB_DQ[7]
SB_DQ[8]
SB_DQ[9]
SB_DQ[10]
SB_DQ[11]
SB_DQ[12]
SB_DQ[13]
SB_DQ[14]
SB_DQ[15]
SB_DQ[16]
SB_DQ[17]
SB_DQ[18]
SB_DQ[19]
SB_DQ[20]
SB_DQ[21]
SB_DQ[22]
SB_DQ[23]
SB_DQ[24]
SB_DQ[25]
SB_DQ[26]
SB_DQ[27]
SB_DQ[28]
SB_DQ[29]
SB_DQ[30]
SB_DQ[31]
SB_DQ[32]
SB_DQ[33]
SB_DQ[34]
SB_DQ[35]
SB_DQ[36]
SB_DQ[37]
SB_DQ[38]
SB_DQ[39]
SB_DQ[40]
SB_DQ[41]
SB_DQ[42]
SB_DQ[43]
SB_DQ[44]
SB_DQ[45]
SB_DQ[46]
SB_DQ[47]
SB_DQ[48]
SB_DQ[49]
SB_DQ[50]
SB_DQ[51]
SB_DQ[52]
SB_DQ[53]
SB_DQ[54]
SB_DQ[55]
SB_DQ[56]
SB_DQ[57]
SB_DQ[58]
SB_DQ[59]
SB_DQ[60]
SB_DQ[61]
SB_DQ[62]
SB_DQ[63]

AA9
AA7
R6

SB_BS[0]
SB_BS[1]
SB_BS[2]

AA10
AB8
AB9

SB_CAS#
SB_RAS#
SB_WE#

SB_CLK[1]
SB_CLK#[1]
SB_CKE[1]

DDR SYSTEM MEMORY B

13 M_A_DQ[63:0]
D

AE2
AD2
R9

M_B_CLK0 14
M_B_CLK0# 14
M_B_CKE0 14

AE1
AD1
R10

M_B_CLK1 14
M_B_CLK1# 14
M_B_CKE1 14

SB_CLK[2]
SB_CLK#[2]
SB_CKE[2]

AB2
AA2
T9

SB_CLK[3]
SB_CLK#[3]
SB_CKE[3]

AA1
AB1
T10

SB_CS#[0]
SB_CS#[1]
SB_CS#[2]
SB_CS#[3]

AD3
AE3
AD6
AE6

M_B_CS#0 14
M_B_CS#1 14

SB_ODT[0]
SB_ODT[1]
SB_ODT[2]
SB_ODT[3]

AE4
AD4
AD5
AE5

M_B_ODT0 14
M_B_ODT1 14
C

D7
F3
K6
N3
AN5
AP9
AK12
AP15

M_B_DQS#0
M_B_DQS#1
M_B_DQS#2
M_B_DQS#3
M_B_DQS#4
M_B_DQS#5
M_B_DQS#6
M_B_DQS#7

SB_DQS[0]
SB_DQS[1]
SB_DQS[2]
SB_DQS[3]
SB_DQS[4]
SB_DQS[5]
SB_DQS[6]
SB_DQS[7]

C7
G3
J6
M3
AN6
AP8
AK11
AP14

M_B_DQS0
M_B_DQS1
M_B_DQS2
M_B_DQS3
M_B_DQS4
M_B_DQS5
M_B_DQS6
M_B_DQS7

SB_MA[0]
SB_MA[1]
SB_MA[2]
SB_MA[3]
SB_MA[4]
SB_MA[5]
SB_MA[6]
SB_MA[7]
SB_MA[8]
SB_MA[9]
SB_MA[10]
SB_MA[11]
SB_MA[12]
SB_MA[13]
SB_MA[14]
SB_MA[15]

AA8
T7
R7
T6
T2
T4
T3
R2
T5
R3
AB7
R1
T1
AB10
R5
R4

M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13
M_B_A14
M_B_A15

SB_DQS#[0]
SB_DQS#[1]
SB_DQS#[2]
SB_DQS#[3]
SB_DQS#[4]
SB_DQS#[5]
SB_DQS#[6]
SB_DQS#[7]

M_B_DQS#[7:0] 14

M_B_DQS[7:0] 14

M_B_A[15:0] 14

Ivy Bridge_rPGA_2DPC_Rev0p61

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

IVY Bridge 2/4


Date:
5

Wednesday, February 08, 2012

Sheet
1

of

46

U15F

IVY 45W:TDC 52A

22uF x 4

10uF x 10

10uF x 20
reserved x 5

C513

C515

C510

C179

C164

22u/6.3V_8 22u/6.3V_8 22u/6.3V_8 22u/6.3V_8

C168

22u/6.3V_8 22u/6.3V_8
*22u/6.3V_8

C188
C

C189

22u/6.3V_8

C506

C178

C504

22u/6.3V_8
*22u/6.3V_8

C180

C505

22u/6.3V_8 22u/6.3V_8 22u/6.3V_8


*22u/6.3V_8

C514

C176

C181

C511

C517

10u/6.3V_8 10u/6.3V_8 10u/6.3V_8 10u/6.3V_8 10u/6.3V_8

C195

22uF x 12

10uF x 10

POWER
U15G

AT24
AT23
AT21
AT20
AT18
AT17
AR24
AR23
AR21
AR20
AR18
AR17
AP24
AP23
AP21
AP20
AP18
AP17
AN24
AN23
AN21
AN20
AN18
AN17
AM24
AM23
AM21
AM20
AM18
AM17
AL24
AL23
AL21
AL20
AL18
AL17
AK24
AK23
AK21
AK20
AK18
AK17
AJ24
AJ23
AJ21
AJ20
AJ18
AJ17
AH24
AH23
AH21
AH20
AH18
AH17

+VCC_GFX

C498

C499

C500

C177

10u/6.3V_8 10u/6.3V_8 10u/6.3V_8 10u/6.3V_8


*10u/6.3V_8

10uF (Reserved)
C167

C197

C146

22u/6.3V_8

22u/6.3V_8 *10u/6.3V_8

C194

C196

*10u/6.3V_8

*10u/6.3V_8

C175
+

C174
+

C457
+

C454
+

330u/2V_7343

330u/2V_7343

*470u/2V_7343

*470u/2V_7343

+ C539
330u/2V_7343

PEG AND DDR

22uF x 16

VCC1
VCC2
VCC3
VCC4
VCC5
VCC6
VCC7
VCC8
VCC9
VCC10
VCC11
VCC12
VCC13
VCC14
VCC15
VCC16
VCC17
VCC18
VCC19
VCC20
VCC21
VCC22
VCC23
VCC24
VCC25
VCC26
VCC27
VCC28
VCC29
VCC30
VCC31
VCC32
VCC33
VCC34
VCC35
VCC36
VCC37
VCC38
VCC39
VCC40
VCC41
VCC42
VCC43
VCC44
VCC45
VCC46
VCC47
VCC48
VCC49
VCC50
VCC51
VCC52
VCC53
VCC54
VCC55
VCC56
VCC57
VCC58
VCC59
VCC60
VCC61
VCC62
VCC63
VCC64
VCC65
VCC66
VCC67
VCC68
VCC69
VCC70
VCC71
VCC72
VCC73
VCC74
VCC75
VCC76
VCC77
VCC78
VCC79
VCC80
VCC81
VCC82
VCC83
VCC84
VCC85
VCC86
VCC87
VCC88
VCC89
VCC90
VCC91
VCC92
VCC93
VCC94
VCC95
VCC96
VCC97
VCC98
VCC99
VCC100

VCCIO1
VCCIO2
VCCIO3
VCCIO4
VCCIO5
VCCIO6
VCCIO7
VCCIO8
VCCIO9
VCCIO10
VCCIO11
VCCIO12
VCCIO13
VCCIO14
VCCIO15
VCCIO16
VCCIO17
VCCIO18
VCCIO19
VCCIO20
VCCIO21
VCCIO22
VCCIO23
VCCIO24
VCCIO25
VCCIO26
VCCIO27
VCCIO28
VCCIO29
VCCIO30
VCCIO31
VCCIO32
VCCIO33
VCCIO34
VCCIO35
VCCIO36
VCCIO37
VCCIO38
VCCIO39
VCCIO40

E11
D14
D13
D12
D11
C14
C13
C12
C11
B14
B12
A14
A13
A12
A11

C526

C191

C190

C529

C206

C530

22u/6.3V_8

22u/6.3V_8

22u/6.3V_8

22u/6.3V_8

22u/6.3V_8

22u/6.3V_8

C187
IOP@22u/6.3V_8

C528

C527

C209

C522

C532

C525

22u/6.3V_8

22u/6.3V_8

22u/6.3V_8

22u/6.3V_8

22u/6.3V_8

22u/6.3V_8

C205

C536

C535

C521

C520

C523

*22u/6.3V_8

*22u/6.3V_8

*22u/6.3V_8

*22u/6.3V_8

*22u/6.3V_8

*22u/6.3V_8

C216

C208
IOP@22u/6.3V_8

IOP@22u/6.3V_8

C207
IOP@22u/6.3V_8

C183
C217
C186
C193
*IOP@22u/6.3V_8
IOP@22u/6.3V_8
*IOP@22u/6.3V_8
IOP@22u/6.3V_8

C507
IOP@22u/6.3V_8

C516

C501
IOP@22u/6.3V_8

IOP@22u/6.3V_8
+1.05V_VTT_40

R407

*SHORT_4

C512
IOP@22u/6.3V_8

+1.05V

R470
R471

AJ29
AJ30
AJ28

+ C534
*IOP@330u/2V_7343

C184
C185
C201
C200
*IOP@22u/6.3V_8
IOP@22u/6.3V_8
*IOP@22u/6.3V_8
IOP@22u/6.3V_8

IVY SPEC
22uF_8 x7 Socket TOP cavity
22uF_8 x5 Socket BOT cavity
22uF_8 x2 Socket TOP cavity (no stuff)
22uF_8 x5 Socket BOT cavity (no stuff)
330uF_7343 x2

+1.8V

VIDALERT#
VIDSCLK
VIDSOUT

+ C235

IOP@330u/2V_7343
IOP@330u/2V_7343

AH13
AH10
AG10
AC10
Y10
U10
P10
L10
J14
J13
J12
J11
H14
H12
H11
G14
G13
G12
F14
F13
F12
F11
E14
E12

J23

+ C204
330u/2V_7343

DIS.VGA-->EV@ + EOP@
Optimus-->IOP@ + EOP@
UMA-->IV@ + IOP@
Ssecial-->SP@

SVID

Cose down

470uF/4mohm x 4 330uF x2

C172

470uF/4mohm x 2 22uF x 4

+ C503

AG35
AG34
AG33
AG32
AG31
AG30
AG29
AG28
AG27
AG26
AF35
AF34
AF33
AF32
AF31
AF30
AF29
AF28
AF27
AF26
AD35
AD34
AD33
AD32
AD31
AD30
AD29
AD28
AD27
AD26
AC35
AC34
AC33
AC32
AC31
AC30
AC29
AC28
AC27
AC26
AA35
AA34
AA33
AA32
AA31
AA30
AA29
AA28
AA27
AA26
Y35
Y34
Y33
Y32
Y31
Y30
Y29
Y28
Y27
Y26
V35
V34
V33
V32
V31
V30
V29
V28
V27
V26
U35
U34
U33
U32
U31
U30
U29
U28
U27
U26
R35
R34
R33
R32
R31
R30
R29
R28
R27
R26
P35
P34
P33
P32
P31
P30
P29
P28
P27
P26

R129

Ra

EV@0/J_4

DIS. VGA
Ra 0 ohm

VAXG1
VAXG2
VAXG3
VAXG4
VAXG5
VAXG6
VAXG7
VAXG8
VAXG9
VAXG10
VAXG11
VAXG12
VAXG13
VAXG14
VAXG15
VAXG16
VAXG17
VAXG18
VAXG19
VAXG20
VAXG21
VAXG22
VAXG23
VAXG24
VAXG25
VAXG26
VAXG27
VAXG28
VAXG29
VAXG30
VAXG31
VAXG32
VAXG33
VAXG34
VAXG35
VAXG36
VAXG37
VAXG38
VAXG39
VAXG40
VAXG41
VAXG42
VAXG43
VAXG44
VAXG45
VAXG46
VAXG47
VAXG48
VAXG49
VAXG50
VAXG51
VAXG52
VAXG53
VAXG54

CPU_VCCPLL

*SHORT_8

C551
10u/6.3V_8

IVY 45W:1.5A

Spec

C555
1u/6.3V_4

C556
1u/6.3V_4

10uF x 1

SA_DIMM_VREFDQ
SB_DIMM_VREFDQ

AL1

B4
D1

VCCIO_SENSE
VSS_SENSE_VCCIO

AJ35
AJ34

B10
A10

R367
R368

R361

100/F_4

*SHORT_4
*SHORT_4

VCCPLL1
VCCPLL2
VCCPLL3

VDDQ1
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VDDQ10
VDDQ11
VDDQ12
VDDQ13
VDDQ14
VDDQ15

R354

R425

10/F_4

R466

*1K_4

R469

*1K_4

SMDDR_VREF_DQ0_M3 13
SMDDR_VREF_DQ1_M3 14

+1.5V_CPU

C546
10u/6.3V_8

C547
10u/6.3V_8

C544
10u/6.3V_8

C543
10u/6.3V_8

C245
10u/6.3V_8

C240
*10u/6.3V_8

C558
C230
*10u/6.3V_8

C234
10u/6.3V_8

+
C

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA_SENSE

VCCSA_VID[0]
VCCSA_VID[1]

VCCIO_SEL

M27
M26
L26
J26
J25
J24
H26
H25

+VCCSA
C182
10u/6.3V_8

C169
10u/6.3V_8

H23

VCCSA_SENSE 40

C22
C24

VCCSA_VID0
VCCSA_VID1

A19

VCCIO_SEL_NC

+ C445
330u/2V_7343

C502
10u/6.3V_8

40
40

TP103

*SHORT_4

VR_SVID_CLK

IVY SPEC
330uF x1, 10uF_8 x1 Socket BOT edge,
10uF_8 x2 Socket BOT cavity.

37

+1.05V

Trace Route to Power IC area.

R353

*SHORT_4

Place PU resistor close to CPU

CPU MCH
IVY 45W: 5A

CPU SA

SVID DATA

Spec

IVY 45W: 6A

Spec

R365
130/F_4
H_CPU_SVIDDAT

On CRB
H_SNB_IVB#_PWRCTRL = low, 1.0V
H_SNB_IVB#_PWRCTRL = high/NC, 1.05V

+1.05V

VTT_VCCP_SENSE 38
VTT_VSSP_SENSE 38

10/F_4

For M3 solution
need Rb4, Rd1
W/O M3 then NC
ball B4 and D1

+VDDR_REF_CPU

330u/2V_7343

Remove PU resistor 54.9/F,


stuff at IMVP7 page

Place PU resistor close to CPU

+VCC_CORE
VCC_SENSE 37
VSS_SENSE 37

R421

Rb4

AF7
AF4
AF1
AC7
AC4
AC1
Y7
Y4
Y1
U7
U4
U1
P7
P4
P1

SVID CLK

Remove PU resistor 130/F,


stuff at IMVP7 page

VTT_VCCP_SENSE
VTT_VSSP_SENSE

+VDDR_REF_CPU

Voltage selection for VCCIO:


this pin must be pulled high
on the motherboard

Layout note: need routing


together and ALERT need
between CLK and DATA

H_CPU_SVIDCLK

VCC_SENSE
VSS_SENSE

VCC_AXG_SENSE 37
VSS_AXG_SENSE 37

IVY SPEC
330uF x1, 10uF_8 x6 Socket BOT edge.

1uF x 2

IVY SPEC
330uF x1, 10uF_8 x1, 1uF_4 x2
Socket BOT edge.

100/F_4

+VCC_GFX

Ivy Bridge_rPGA_2DPC_Rev0p61

1uF x 2

R360

100/F_4

Rd1

+ C550
*330u/2V_7343

Real

100/F_4

R370

10 mil

*SHORT_8

B6
A6
A2

R369

AK35
AK34

SM_VREF

UMA/ Optimus
NA

CPU VCCPL

H_CPU_SVIDALRT#
H_CPU_SVIDCLK
H_CPU_SVIDDAT

VAXG_SENSE
VSSAXG_SENSE

330uF/7mohm x 1 10uF x 1

SENSE LINES

SNB : Spec

22uF x 2

05

IVY Bridge Processor (GRAPHIC POWER)

IVY SPEC
22uF_8 x2 Socket TOP cavity
22uF_8 x2 Socket BOT cavity
22uF_8 x4 Socket TOP edge
22uF_8 x4 Socket BOT edge
470uF_7343 x2

+VCC_CORE

IVY SPEC
22uF_8 x8 Socket TOP cavity
22uF_8 x10 Socket BOT cavity
22uF_8 x8 Socket TOP edge
470uF_7343 x4
total : 10uF x 10 , RSVD x 1
total : 22uF x 16 , RSVD x 3
tatal : 470u x 4, RSVD x2

CORE SUPPLY

330uF x1

10uF x 10
22uF x 7 (Non-stuff) reserved x 4

+1.05V

POWER

Spec

SENSE
LINES

CPU Core Power

Cose down

330uF x1

VREF

22uF x 12

IVY 45W:TDC 38A

DDR3 -1.5V RAILS

330uF/6mohm x 2

+VCCSA

Cose down

SA RAIL

40

CPU VGT

IVY 45W:8.5A

SNB : Spec

MISC

CPU VTT

IVY Processor (POWER)

15 +1.5V_CPU
15 +VDDR_REF_CPU

GRAPHICS

1.8V RAIL

3,7,8,9,11,23,34,37,38,42,43,46 +1.05V
37,45,46 +VCC_CORE
8,11,43,46 +1.8V
37,45 +VCC_GFX

330uF/6mohm x 1
10uF x 6

Real

330uF/7mohm x 1 10uF x 3

Real

10uF x 3

10uF x 8

VR_SVID_DATA 37

SVID ALERT

Ivy Bridge_rPGA_2DPC_Rev0p61
+1.05V

R366
75_4
H_CPU_SVIDALRT#

R359

43_4

R355

*SHORT_4

VR_SVID_ALERT#

37

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

IVY Bridge 3/4


Date:
5

Wednesday, February 08, 2012


1

Sheet

of

46

IVY Bridge Processor (GND)


U15H

VSS

AJ22
AJ19
AJ16
AJ13
AJ10
AJ7
AJ4
AJ3
AJ2
AJ1
AH35
AH34
AH32
AH30
AH29
AH28
AH25
AH22
AH19
AH16
AH7
AH4
AG9
AG8
AG4
AF6
AF5
AF3
AF2
AE35
AE34
AE33
AE32
AE31
AE30
AE29
AE28
AE27
AE26
AE9
AD7
AC9
AC8
AC6
AC5
AC3
AC2
AB35
AB34
AB33
AB32
AB31
AB30
AB29
AB28
AB27
AB26
Y9
Y8
Y6
Y5
Y3
Y2
W 35
W 34
W 33
W 32
W 31
W 30
W 29
W 28
W 27
W 26
U9
U8
U6
U5
U3
U2

U15E

T35
T34
T33
T32
T31
T30
T29
T28
T27
T26
P9
P8
P6
P5
P3
P2
N35
N34
N33
N32
N31
N30
N29
N28
N27
N26
M34
L33
L30
L27
L9
L8
L6
L5
L4
L3
L2
L1
K35
K32
K29
K26
J34
J31
H33
H30
H27
H24
H21
H18
H15
H13
H10
H9
H8
H7
H6
H5
H4
H3
H2
H1
G35
G32
G29
G26
G23
G20
G17
G11
F34
F31
F29

Ivy Bridge_rPGA_2DPC_Rev0p61

Processor Strapping

VSS161
VSS162
VSS163
VSS164
VSS165
VSS166
VSS167
VSS168
VSS169
VSS170
VSS171
VSS172
VSS173
VSS174
VSS175
VSS176
VSS177
VSS178
VSS179
VSS180
VSS181
VSS182
VSS183
VSS184
VSS185
VSS186
VSS187
VSS188
VSS189
VSS190
VSS191
VSS192
VSS193
VSS194
VSS195
VSS196
VSS197
VSS198
VSS199
VSS200
VSS201
VSS202
VSS203
VSS204
VSS205
VSS206
VSS207
VSS208
VSS209
VSS210
VSS211
VSS212
VSS213
VSS214
VSS215
VSS216
VSS217
VSS218
VSS219
VSS220
VSS221
VSS222
VSS223
VSS224
VSS225
VSS226
VSS227
VSS228
VSS229
VSS230
VSS231
VSS232
VSS233

VSS234
VSS235
VSS236
VSS237
VSS238
VSS239
VSS240
VSS241
VSS242
VSS243
VSS244
VSS245
VSS246
VSS247
VSS248
VSS249
VSS250
VSS251
VSS252
VSS253
VSS254
VSS255
VSS256
VSS257
VSS258
VSS259
VSS260
VSS261
VSS262
VSS263
VSS264
VSS265
VSS266
VSS267
VSS268
VSS269
VSS270
VSS271
VSS272
VSS273
VSS274
VSS275
VSS276
VSS277
VSS278
VSS279
VSS280
VSS281
VSS282
VSS283
VSS284
VSS285

VSS

F22
F19
E30
E27
E24
E21
E18
E15
E13
E10
E9
E8
E7
E6
E5
E4
E3
E2
E1
D35
D32
D29
D26
D20
D17
C34
C31
C28
C27
C25
C23
C10
C1
B22
B19
B17
B15
B13
B11
B9
B8
B7
B5
B3
B2
A35
A32
A29
A26
A23
A20
A3

TP23

TP98
TP11

CFG[0]
CFG[1]
CFG[2]
CFG[3]
CFG[4]
CFG[5]
CFG[6]
CFG[7]
CFG[8]
CFG[9]
CFG[10]
CFG[11]
CFG[12]
CFG[13]
CFG[14]
CFG[15]
CFG[16]
CFG[17]

AJ31
AH31
AJ33
AH33

VAXG_VAL_SENSE
VSSAXG_VAL_SENSE
VCC_VAL_SENSE
VSS_VAL_SENSE

AJ26

RSVD5

F25
F24
F23
D24
G25
G24
E23
D23
C30
A31
B30
B29
D30
B31
A30
C29

RSVD8
RSVD9
RSVD10
RSVD11
RSVD12
RSVD13
RSVD14
RSVD15
RSVD16
RSVD17
RSVD18
RSVD19
RSVD20
RSVD21
RSVD22
RSVD23

J20
B18

RSVD24
RSVD25

J15

RSVD27

AH27
AH26

VCC_DIE_SENSE
VSS_DIE_SENSE

Rs
RSVD28
RSVD29
RSVD30
RSVD31

L7
AG7
AE7
AK2

RSVD32

W8

RSVD33
RSVD34
RSVD35

AT26
AM33
AJ27

RSVD37
RSVD38
RSVD39
RSVD40

T8
J16
H16
G16

RSVD41
RSVD42
RSVD43
RSVD44
RSVD45

AR35
AT34
AT33
AP35
AR34

TP17
TP24

R112
*0_4

For Sandy
Rs

For IVY

Stuff

RSVD46
RSVD47
RSVD48
RSVD49
RSVD50

B34
A33
A34
B35
C35

RSVD51
RSVD52

AJ32
AK32

TP100
TP12

BCLK_ITP
BCLK_ITP#

AN35
AM35

TP14
TP13

RSVD56
RSVD57
RSVD58

AT2
AT1
AR1

B1

Ivy Bridge_rPGA_2DPC_Rev0p61

The CFG signals have a default value of '1' if not terminated on the board.

Normal Operation

R120

Lane Reversed

Disable; No physical DP attached to eDP

Enable; An ext DP device is connected to eDP

CFG7
(PEG Defer Training)

PEG train immediately following


xxRESETB de assertion

PEG wait for BIOS training

CFG[6:5] (PCIE Port Bifurcation Straps)

1K/F_4
CFG5
CFG6

CFG4
(DP Presence Strap)

CFG4

R113

1K/F_4

CFG7

R109

*1K/F_4

R110
R108

11:
10:
01:
00:

*1K/F_4
*1K/F_4

eDP_EN# 23

(Default) x16 - Device 1 functions 1 and 2 disabled


x8, x8 - Device 1 function 1 enabled ; function 2 disabled
Reserved - (Device 1 function 1 disabled ; function 2 enabled)
x8,x4,x4 - Device 1 functions 1 and 2 enabled

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Date:

Wednesday, February 08, 2012

Rev
3C

IVY Bridge 4/4


5

NC

Ivy Bridge_rPGA_2DPC_Rev0p61

CFG2

CFG2
(PEG Static Lane Reversal)

VCC_DIE_SENSE
VSS_DIE_SENSE

AK28
AK29
AL26
AL27
AK26
AL29
AL30
AM31
AM32
AM30
AM28
AM26
AN28
AN31
AN26
AM27
AK31
AN29

KEY

1
A

XDP_CFG0
CFG1
CFG2
CFG3
CFG4
CFG5
CFG6
CFG7

TP21
TP18

RESERVED

VSS81
VSS82
VSS83
VSS84
VSS85
VSS86
VSS87
VSS88
VSS89
VSS90
VSS91
VSS92
VSS93
VSS94
VSS95
VSS96
VSS98
VSS99
VSS100
VSS101
VSS102
VSS103
VSS104
VSS105
VSS106
VSS107
VSS108
VSS109
VSS110
VSS111
VSS112
VSS113
VSS114
VSS115
VSS116
VSS117
VSS118
VSS119
VSS120
VSS121
VSS122
VSS123
VSS124
VSS125
VSS126
VSS127
VSS128
VSS129
VSS130
VSS131
VSS132
VSS133
VSS134
VSS135
VSS136
VSS137
VSS138
VSS139
VSS140
VSS141
VSS142
VSS143
VSS144
VSS145
VSS146
VSS147
VSS148
VSS149
VSS150
VSS151
VSS152
VSS153
VSS154
VSS155
VSS156
VSS157
VSS158
VSS159
VSS160

06

IVY Bridge Processor (RESERVED, CFG)

U15I

VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
VSS76
VSS77
VSS78
VSS79
VSS80

CFG

AT35
AT32
AT29
AT27
AT25
AT22
AT19
AT16
AT13
AT10
AT7
AT4
AT3
AR25
AR22
AR19
AR16
AR13
AR10
AR7
AR4
AR2
AP34
AP31
AP28
AP25
AP22
AP19
AP16
AP13
AP10
AP7
AP4
AP1
AN30
AN27
AN25
AN22
AN19
AN16
AN13
AN10
AN7
AN4
AM29
AM25
AM22
AM19
AM16
AM13
AM10
AM7
AM4
AM3
AM2
AM1
AL34
AL31
AL28
AL25
AL22
AL19
AL16
AL13
AL10
AL7
AL4
AL2
AK33
AK30
AK27
AK25
AK22
AK19
AK16
AK13
AK10
AK7
AK4
AJ25

Sheet
1

of

46

3,5,8,9,11,23,34,37,38,42,43,46
+1.05V
23,24,25,26,27,29,33,34,36,37,38,39,40,41,42,43,45,46
+3V
8,9,10,11,15,16,29,31,33,36,37,38,43,44
+3V_S5
34 DPWROK_EC

07

CPT/PPT (LVDS,DDI)

DPWROK_EC

U21D

3
3
3
3

DMI_RXP0
DMI_RXP1
DMI_RXP2
DMI_RXP3

BE24
BC20
BJ18
BJ20

DMI0RXP
DMI1RXP
DMI2RXP
DMI3RXP

3
3
3
3

DMI_TXN0
DMI_TXN1
DMI_TXN2
DMI_TXN3

AW24
AW20
BB18
AV18

3
3
3
3

DMI_TXP0
DMI_TXP1
DMI_TXP2
DMI_TXP3

AY24
AY20
AY18
AU18

DMI0TXP
DMI1TXP
DMI2TXP
DMI3TXP

BJ24

DMI_ZCOMP

FDI_FSYNC0

DMI_IRCOMP

FDI_FSYNC1

DMI2RBIAS

FDI_LSYNC0

+1.05V

R495

49.9/F_4 DMI_COMP

BG25

R499

750/F_4

BH21

DMI0TXN
DMI1TXN
DMI2TXN
DMI3TXN

R257

C12

SUSACK#

XDP_DBRST#

K3
C607

SYS_PWROK

SUSACK#_R

*0_4

SYS_RESET#

*1u/10V_4
SYS_PWROK_R

R559

P12

*0_4

SBA

PWROK_EC R294

EC_PWROK_R
R609
NSBA@0_4
*SHORT_4
C15 Add 0 R609 to net EC_PWROK_R. 12/29
PM_DRAM_PWRGD

15 PM_DRAM_PWRGD
34 PCH_RSMRST#

FDI_TXP0
FDI_TXP1
FDI_TXP2
FDI_TXP3
FDI_TXP4
FDI_TXP5
FDI_TXP6
FDI_TXP7

3
3
3
3
3
3
3
3

FDI_INT

AW16

FDI_INT

AV12

FDI_FSYNC0

BC10

FDI_FSYNC1

AV14

FDI_LSYNC0

BB10

FDI_LSYNC1

AF40
AF39

DSWVREN 8

AH45
AH47
AF49
AF45

N3

CLKRUN#

G8

SUS_STAT#

SUSCLK / GPIO62

N14

PCH_SUSCLK

TP127

+3V_S5

SLP_S5# / GPIO63

D10

PCH_SLP_S5#

TP128

RSMRST#

SLP_S4#

SUSWARN#/SUSPWRDNACK/GPIO30
PWRBTN#

H20

SLP_A#

ACPRESENT / GPIO31

DSW

SLP_SUS#

BATLOW# / GPIO72 +3V_S5

E10
A10

+3V_S5

RI#

+3V_S5
SLP_S3#

PMSYNCH
SLP_LAN# / GPIO29

F4

SUSB#

34

SLP_SUS#

2.37K/F_4
TP126

AF37
AF36
AE48
AE47

23 INT_TXLCLKOUT23 INT_TXLCLKOUT+

AK39
AK40

23 INT_TXLOUT023 INT_TXLOUT123 INT_TXLOUT2-

AN48
AM47
AK47
AJ48

23 INT_TXLOUT0+
23 INT_TXLOUT1+
23 INT_TXLOUT2+

AN47
AM49
AK49
AJ47

AH43
AH49
AF47
AF43

29

L_BKLTEN
L_VDD_EN

SDVO_TVCLKINN
SDVO_TVCLKINP
SDVO_STALLN
SDVO_STALLP
SDVO_INTN
SDVO_INTP

LVD_IBG
LVD_VBG

SDVO_CTRLCLK
SDVO_CTRLDATA

LVD_VREFH
LVD_VREFL
LVDSA_CLK#
LVDSA_CLK
LVDSA_DATA#0
LVDSA_DATA#1
LVDSA_DATA#2
LVDSA_DATA#3
LVDSA_DATA0
LVDSA_DATA1
LVDSA_DATA2
LVDSA_DATA3
LVDSB_CLK#
LVDSB_CLK
LVDSB_DATA#0
LVDSB_DATA#1
LVDSB_DATA#2
LVDSB_DATA#3
LVDSB_DATA0
LVDSB_DATA1
LVDSB_DATA2
LVDSB_DATA3

34
INT_CRT_BLU
INT_CRT_GRN
INT_CRT_RED

N48
P49
T49

CRT_BLUE
CRT_GREEN
CRT_RED

T39
M40

CRT_DDC_CLK
CRT_DDC_DATA

23 INT_HSYNC
23 INT_VSYNC

R445
R446

IOP@33_4
IOP@33_4

INT_CRT_HSYNC_R
INT_CRT_VSYNC_R

M47
M49

CRT_HSYNC
CRT_VSYNC

DAC_IREF

T43
T42

The required series-resistors are:


Direct Connect - 33
Docking Topology - 20

R179
IOP@1K/F_4

SLP_A# 34

AM42
AM40
AP39
AP40

Pin M39 ---> Enable


--->2.2K pull-up 3.3V

P38
M39

HDMI_DDCCLK_SW 24
HDMI_DDCDATA_SW 24

DDPB_AUXN
DDPB_AUXP
DDPB_HPD

AT49
AT47
AT40

HDMI_HP

DDPB_0N
DDPB_0P
DDPB_1N
DDPB_1P
DDPB_2N
DDPB_2P
DDPB_3N
DDPB_3P

AV42
AV40
AV45
AV46
AU48
AU47
AV47
AV49

INT_HDMITX2N
INT_HDMITX2P
INT_HDMITX1N
INT_HDMITX1P
INT_HDMITX0N
INT_HDMITX0P
INT_HDMICLKINT_HDMICLK+

DDPC_CTRLCLK
DDPC_CTRLDATA
DDPC_AUXN
DDPC_AUXP
DDPC_HPD
DDPC_0N
DDPC_0P
DDPC_1N
DDPC_1P
DDPC_2N
DDPC_2P
DDPC_3N
DDPC_3P
DDPD_CTRLCLK
DDPD_CTRLDATA
DDPD_AUXN
DDPD_AUXP
DDPD_HPD
DDPD_0N
DDPD_0P
DDPD_1N
DDPD_1P
DDPD_2N
DDPD_2P
DDPD_3N
DDPD_3P

DAC_IREF
CRT_IRTN

AP43
AP45

P46
P42

24
24
24
24
24
24
24
24
24

Pin P42 ---> Enable


--->2.2K pull-up 3.3V

DDPC_HPD_PU

AP47
AP49
AT38

+3V

AY47
AY49
AY43
AY45
BA47
BA48
BB47
BB49
M43
M36

DDPC_HPD_PU

R153

*2.2K_4

DDPD_HPD_PU

R158

*2.2K_4

Follow PDG DP disable guide

Pin M36 ---> Enable


--->2.2K pull-up 3.3V

DDPD_HPD_PU

AT45
AT43
BH41
BB43
BB45
BF44
BE44
BF42
BE42
BJ42
BG42

PANTHER POINT

R place close to PCH


TP130

AP14
K14

R190

23 INT_CRT_DDCCLK
23 INT_CRT_DDCDAT

34

G16

2.2K_4
2.2K_4

23 INT_CRT_BLU
23 INT_CRT_GRN
23 INT_CRT_RED

SUSC#

SLP_A#

+3V

TP129

H4

G10

R176
R168

C22 Change R220 from shortpad to 0, reserve 0 R646 connect to DPWROK_EC. 01/05
PCH_RSMRST#
DPWROK_EC

CLKRUN#

+3V_S5

SUS_STAT# / GPIO61

23 INT_LVDS_EDIDCLK
23 INT_LVDS_EDIDDATA

3
3
3
3
3
3
3
3

PCIE_WAKE#

DRAMPWROK

34,44 EC_PWROK_R

R220
R646

PCIE_WAKE#

APWROK

E20

PM_RI#

0_4
*0_4

B9

L10

K16

PM_BATLOW#

CLKRUN# / GPIO32

E22

B13

SUS_PWR_ACK

AC_PRESENT

WAKE#

A18

PWROK

C21

L_CTRL_CLK
L_CTRL_DATA

FDI_RXP0
FDI_RXP1
FDI_RXP2
FDI_RXP3
FDI_RXP4
FDI_RXP5
FDI_RXP6
FDI_RXP7

FDI_TXN0
FDI_TXN1
FDI_TXN2
FDI_TXN3
FDI_TXN4
FDI_TXN5
FDI_TXN6
FDI_TXN7

L22

PCH_RSMRST#

34 DNBSWON#

+3V_S5

T45
P39

BG14
BB14
BF14
BG13
BE12
BG12
BJ10
BH9

DPWROK

+3V

SYS_PWROK

*SHORT_4
R282

System Power Management

SUS_PWR_ACK

L_DDC_CLK
L_DDC_DATA

BJ14
AY14
BE14
BH13
BC12
BJ12
BG10
BG9

DSWVRMEN

3 XDP_DBRST#

L_BKLTCTL

T40
K47

FDI_RXN0
FDI_RXN1
FDI_RXN2
FDI_RXN3
FDI_RXN4
FDI_RXN5
FDI_RXN6
FDI_RXN7

FDI_LSYNC1

23 INT_LVDS_BRIGHT

P45

Digital Display Interface

DMI0RXN
DMI1RXN
DMI2RXN
DMI3RXN

FDI

BC24
BE20
BG18
BG20

J47
M45

INT. HDMI

DMI_RXN0
DMI_RXN1
DMI_RXN2
DMI_RXN3

DMI

3
3
3
3

23 INT_LVDS_BLON
23 INT_LVDS_DIGON

LVDS

Pin K47 --->LVDS Enable


--->2.2K pull-up 3.3V
Disable ---> No connect

U21C

CRT

CPT/PPT (DMI,FDI,PM)

PM_SYNC

R451

IOP@150/F_4INT_CRT_BLU

R452

IOP@150/F_4INT_CRT_GRN

R453

IOP@150/F_4INT_CRT_RED

SLP_LAN#
B

EC_PWROK_R
PANTHER POINT
C698
*0.1u/10V_4

C35 Reserve 0.1u capacitor C698 to EC_PWROK_R. 01/17

System PWR_OK(CLG)

PCH Pull-high/low(CLG)

+3V_S5

IMVP_PWRGD PU +3V
PWROK_EC PD
so AND gate output dont need PD again

+3V_S5

+3V
R552

10K_4

R535

8.2K_4

PM_BATLOW#

R286

8.2K_4

XDP_DBRST#

R543

4.99K/F_4

PCIE_WAKE#

R530

10K_4

R533

*1K_4

SLP_LAN#

R260

*10K_4

PCH_RSMRST# R221

10K_4

SUS_PWR_ACK

R251

10K_4

AC_PRESENT

R219

C651
*0.1u/10V_4

to PCH Pin12,
15

U24

XDP and EE debug

SYS_PWROK

SYS_PWROK

PM_RI#
CLKRUN#

2
4
1

IMVP_PWRGD 3,37
PWROK_EC

10K_4

PWROK_EC 34

TC7SH08FU
SYS_PWROK

R558

*10K_4
PM_DRAM_PWRGD R507

R572
100K_4

200/F_4

Quanta Computer Inc.

wo S3 leakage, remove R

PROJECT : ZQS 45W


Size

Document Number

Rev
3C

Panther Point 1/6


Date:
5

Wednesday, February 08, 2012


1

Sheet

of

46

*SHORT_6
RTC_RST#

R214

+3V_RTC

*SHORT_PAD

1M_4

Add MOSFET to separate CODEC SYNC signal

HDA Bus(CLG)

battery
AHL03003022
AHL03003024

R485

33_4

ACZ_BITCLK_R

R185

33_4

ACZ_SYNC_CODEC

27 PCH_AZ_CODEC_RST#

R195

33_4

ACZ_RST#_R

27 PCH_AZ_CODEC_SDOUT

R199

27 PCH_AZ_CODEC_BITCLK
27 PCH_AZ_CODEC_SYNC

PCH JTAG Debug (CLG)

33_4

C20

RTCX2

RTC_RST#

D20

RTCRST#

SRTC_RST#

G22

SRTCRST#

SM_INTRUDER#

K22

INTRUDER#

PCH_INVRMEN

C17

INTVRMEN

ACZ_SYNC_CODEC

3
Q13
2N7002K

CRB 1.0

27

SPKR

R184
1M_4

ACZ_BITCLK_R

N34

HDA_BCLK

ACZ_SYNC_R

L34

HDA_SYNC

SPKR

T10

SPKR

ACZ_RST#_R

K34

HDA_RST#

E34

HDA_SDIN0

27 PCH_AZ_CODEC_SDIN0

ACZ_SDOUT_R

TP37

+3V_S5
ACZ_SDOUT_R

R295
210/F_4

TP112

R283
210/F_4

TP39

PCH_JTAG_TMS_R
PCH_JTAG_TDI_R
PCH_JTAG_TCK

R531
51_4

R269
100/F_4

R270
100/F_4
TP121

PCH Dual SPI (CLG)

(Default for WIN8)

+3VPCU

W25Q32BVSSIG / AKE391P0N00----->4MB
W25Q16BVSSIG / AKE38FP0N01----->2MB

+3V_M

NSBA@0_6

+3V_M

R625

SBA@0_6

R159

D36

LDRQ0#
LDRQ1# / GPIO23

E36 PCH_DRQ#0
K36 PCH_DRQ#1

SERIRQ

HDA_SDIN1

C34

HDA_SDIN2

A34

HDA_SDIN3

A36

HDA_SDO

PCH_JTAG_TDI_R

K5

JTAG_TDI

PCH_JTAG_TDO_R

H1

JTAG_TDO

T3

PCH_SPI_CS1#

T1

PCH_SPI_SI

V4

SSD

AD7
AD5
AH5
AH4

SATA3RXN
SATA3RXP
SATA3TXN
SATA3TXP

AB8
AB10
AF3
AF1

SATA4RXN
SATA4RXP
SATA4TXN
SATA4TXP

Y7
Y5
AD3
AD1

SATA5RXN
SATA5RXP
SATA5TXN
SATA5TXP

Y3
Y1
AB3
AB1

SATAICOMPO

Y11

SATAICOMPI

Y10

SATA_COMP

R232

37.4/F_4

SATA3RCOMPO

AB12

SATA3_COMP

R229

49.9/F_4

SATA3COMPI

AB13

SATA3RBIAS

AH1

SATA3_RBIAS

R529

PCH_SPI_SO

U3

SPI_MOSI
SPI_MISO

+3V

CE#
SCK
SI
SO

VDD
HOLD#

WP#

VSS

TP120

TP119

Second

HDD
TP56
SATA_RXN5_C 26
SATA_RXP5_C 26
SATA_TXN5 26
SATA_TXP5 26

SATA_ACT#

SATA0GP / GPIO21

V14

SATA0GP

SATA1GP / GPIO19

P1

BBS_BIT0

7 R149

3.3K_4

Strap description

Sampled

SPKR

No reboot mode setting

PWROK

R279

*1K_4

SPKR

GNT3# / GPIO55

Top-Block Swap Override

PWROK

R458

*1K_4

INTVRMEN

Integrated 1.05V VRM enable

ALWAYS

R500

330K_4

GNT1# / GPIO51

Boot BIOS Selection 1 [bit-1]

PWROK

R456

*1K_4

R536

*1K_4

0 = "top-block swap" mode

4
C222
0.1u/10V_4

ROM-2M

3.3K_4

+3V_PCH_ME

+3V

1 = Setting to No-Reboot mode

10K_4

R277

10K_4

R629
R630
R631

1
33_4 6
33_4 5
33_4 2

CE#
SCK
SI
SO

HOLD#

WP#

VSS

C243
*22p/50V_4

+3V_PCH_ME

R156

+3V

SATA0GP/GPIO21
SATA4GP/GPIO16
SATA5GP/GPIO49
If these pins are unused use 8.2k
to 10k pull-up to +Vcc3_3 or 8.2k
to 10k pull-down to ground

Should be always pull-up

GNT1#

GNT0#

+3V_RTC

Used as GPIO only. at chklist 1.2

VDD

8
7 R150

3.3K_4

GPIO19

Boot BIOS Selection 0 [bit-0]

PWROK

HDA_SDO

Flash Descriptor Security

RSMRST

4
C223
0.1u/10V_4

SP@ROM-4M

3.3K_4

Boot Location

DMI/FDI Termination voltage

PWROK

R146

*0_4

PCH_SPI_CS0#

R147

34 SPI_CS0#_UR_ME
C11

0_4

GPIO28

On-die PLL Voltage Regulator

RSMRST#

HDA_SYNC

On-Die PLL VR Voltage Select

RSMRST

GPIO15

Intel ME Crypto Transport Layer


Security (TLS) cipher suite
internal PD

RSMRST

DEEP S4/S5 well


On Die DSW VR Enable

DSW

PCH_SPI_CS1#

Change R641 from reserve to mount per EC request. 12/27

SPI

LPC

0 = effect (default)(weak pull-down 20K)


1 = overridden

34

R481

ME_WR
R256
R255

2.2K_4
1K_4

BBS_BIT1 9

0 = Disable

R292

*SHORT_4 ACZ_SDOUT_R

DF_TVS
10
H_SNB_IVB# 3
*1K_4

1 = Support by 1.5V

R166

PLL_ODVR_EN

+3V_S5

1K_4

ME_WR default EC setting folating


for future CPU, Sandy Bridge NC
DF_TVS needs to be pulled up to VccDFTERM power rail
through 2.2 kOhm 5% - R8361 change to 0 or not??

+1.8V

1 = Enable (weak pull-up 20K)


0 = Support by 1.8V (weak pull-down)

Default weak pull-up on GNT0/1#


[Need external pull-down for LPC BIOS]

BBS_BIT0

1 = Set to Vcc

+3VPCU

R641
4.7K_4

0 = Set to Vss (weak pull-down 20K)

DF_TVS

PCH_INVRMEN

U19
PCH_SPI_CS1#
PCH_SPI_CLK
PCH_SPI_SI
PCH_SPI_SO

+3V
SATA_ACT# 33

PCI_GNT3# 9

1 = Default (weak pull-up 20K)

750/F_4

R547

Configuration
0 = Default (weak pull-down 20K)

SATA ODD

+1.05V

PANTHER POINT

Pin Name

25
25
25
25

DG recommended that AC coupling capacitors should be


close to the connector (<100 mils) for optimal signal quality.

P3

SATALED#

+3V

34

SATA2RXN
SATA2RXP
SATA2TXN
SATA2TXP

SPI_CS0#
SPI_CS1#

IRQ_SERIRQ
+3V

SATA_RXN_SSD
SATA_RXP_SSD
SATA_TXN_SSD
SATA_TXP_SSD

SPI_CLK

Y14

8.2K_4

SATA1RXN
SATA1RXP
SATA1TXN
SATA1TXP

+3V_S5

JTAG_TMS

R265

SATA HDD

+3V

H7

V5

AM10
AM8
AP11
AP10

HDA_DOCK_RST# / GPIO13

PCH_JTAG_TMS_R

SATA0RXN
SATA0RXP
SATA0TXN
SATA0TXP

HDA_DOCK_EN# / GPIO33

JTAG_TCK

LPC_LFRAME# 25,34
TP32
TP110

SATA_RXN0_C 26
SATA_RXP0_C 26
SATA_TXN0 26
SATA_TXP0 26

N32

J3

25,34
25,34
25,34
25,34

AM3
AM1
AP7
AP5

C36

PCH_JTAG_TCK

LPC_LAD0
LPC_LAD1
LPC_LAD2
LPC_LAD3

+3V_PCH_ME

1
33_4 6
33_4 5
33_4 2

R626
R627
R628
C242
*22p/50V_4

+3V_PCH_ME

G34

PCH Strap Table

U20

*10K_4

34 PCH_SPI_SO

SBA function.
PCH_SPI_CS0#
PCH_SPI_CLK
PCH_SPI_SI
PCH_SPI_SO

R537

34 PCH_SPI_SI

+3V_PCH_ME

FWH4 / LFRAME#

+3V

PCH_GPIO13

PCH_SPI_CS0#

R144

C38
A38
B37
C37

PCH_GPIO33

PCH_SPI_CLK

34 PCH_SPI_CLK

W25Q64BVSSIG / AKE3EFP0N00----->8MB

+3V_S5

FWH0 / LAD0
FWH1 / LAD1
FWH2 / LAD2
FWH3 / LAD3

+5V

CN13
DFWF02MS118

RTC_X2

SATA 6G

1
2

RTC_CON.

J2

C624
1u/6.3V_4

RTCX1

LPC

SRTC_RST#

20K_4

C630
1u/6.3V_4

A20

SATA

R566

1
2

18p/50V_4

RTC_X1

IHDA

R502
10M_4

*SHORT_PAD
C590

CN12

U21A

Y3
32.768KHZ

30mils

RTC

J1

C623
1u/6.3V_4

BAT54C
R573
1K_4

08

18p/50V_4

JTAG

+3V_RTC_1

20MIL

C591

2
1

20K_4

3
4

R564

20MIL

CPT/PPT (HDA,JTAG,SATA)

+3V_RTC

D20

R568

SPI

20mils
+3VPCU

PCH2(CLG)

RTC Circuitry(RTC)

10

ACZ_SYNC_R

Needs to be pulled High for Huron River platform.


chklist 1.2

0 = Disable (Default)
1 = Enable

R542

+3V_S5

1K_4

PCH_GPIO15

10

DSWVREN
11,23,25,26,31,33,34,35,36,43,44,46
11,23,24,26,27,33,36,43,46
7,9,10,11,15,16,29,31,33,36,37,38,43,44

High = Enable (Default)


Low = Disable

R503

+3V_RTC

330K_4

R504

DSWVREN 7

*330K_4

+3VPCU
+5V
+3V_S5

NV_ALE

3,5,7,9,11,23,34,37,38,42,43,46
+1.05V
,25,26,27,29,33,34,36,37,38,39,40,41,42,43,45,46
+3V
5,11,43,46 +1.8V

Intel Anti-Theft HDD protection


Only for Interposer

PWROK

0 = Disable (Internal pull-down 20kohm)

+1.8V

R248

*1K_4

NV_ALE

Quanta Computer Inc.

PROJECT : ZQS 45W


Size

Document Number

Rev
3C

Panther Point 2/6


Date:
5

Wednesday, February 08, 2012


1

Sheet

of

46

+3V
+3V_S5
+1.05V

U21B

TP42
TP116

TP48
TP46
31 USB30_TX3-

TP43

TP49
TP47
31 USB30_TX3+

TP45

PCI_PIRQA#
PCI_PIRQB#
PCI_PIRQC#
PCI_PIRQD#

K40
K38
H38
G38

dGPU_EDIDSEL#
dGPU_SELECT#
REQ#3

C46
C44
E40

K10

PCI_PLTRST#

25 CLK_LPC_DEBUG
34 CLK_PCI_775

22_4
22_4
22_4

C6

CLK_PCI_FB_C
CLK_LPC_DEBUG_C
CLK_PCI_775_C

H49
H43
J48
K42
H40

USBP0N
USBP0P
USBP1N
USBP1P
USBP2N
USBP2P
USBP3N
USBP3P
USBP4N
USBP4P
USBP5N
USBP5P
USBP6N
USBP6P
USBP7N
USBP7P
USBP8N
USBP8P
USBP9N
USBP9P
USBP10N
USBP10P
USBP11N
USBP11P
USBP12N
USBP12P
USBP13N
USBP13P

REQ1# / GPIO50 +3V


REQ2# / GPIO52 +3V
REQ3# / GPIO54 +3V

USBRBIAS#
USBRBIAS

C565
C567

0.1u/10V_4
0.1u/10V_4

TP34

TP38

AV5
AV10

NV_ALE

TP111
TP113
TP33
TP35

PCIE_TXN3_C
PCIE_TXP3_C

BG36
BJ36
AV34
AU34

PET4+

BF36
BE36
AY34
BB34

PET5+

BG37
BH37
AY36
BB36

PER6PER6+
PET6PET6+

BJ38
BG38
AU36
AV36

PET7+

BG40
BJ40
AY40
BB40

PCIE_TXN8_C
PCIE_TXP8_C

BE38
BC38
AW38
AY38

AT8
AY5
BA2

TP31

AT12
BF3

C24
A24
C25
B25
C26
A26
K28
H28
E28
D28
C28
A28
C29
B29
N28
M28
L30
K30
G30
E30
C30
A30
L32
K32
G32
E32
C32
A32

USBP0USBP0+

C33

USB_BIAS

TP131
TP133

USBP3USBP3+

USBP5USBP5+

TP137
TP138

31
31
31
31
25
25
31
31

C256
C261

0.1u/10V_4
0.1u/10V_4

PCIE_CLK_USB30_REQ#

MB USB

TP135
TP136

Mini-SSD

Reserve for SIM card

USBP11USBP11+
USBP12USBP12+
USBP13USBP13+

T25
T26
TP145
TP147
TP149
TP150

23
23
31
31
25
25

TP139
TP140

Camera

PCIECLKRQ1# / GPIO18

25 CLK_PCH_SRC5#
25 CLK_PCH_SRC5

Wireless

B33

CL_RST1#

R162
R157

PCIECLKRQ2# / GPIO20

CLKOUT_DMI_N
CLKOUT_DMI_P

CLKIN_DMI_N
CLKIN_DMI_P

+3V

CLKIN_SATA_N
CLKIN_SATA_P

+3V_S5

CLKOUT_PCIE5N
CLKOUT_PCIE5P

REFCLK14IN

PCIECLKRQ5# / GPIO44

SMB_PCH_CLK

C9

SMB_PCH_DAT

A12

DRAMRST_CNTRL_PCH

C8

SMB_ME0_CLK

G12

SMB_ME0_DAT

C13

SML1ALERT#_R

E14

SMB_ME1_CLK

M16

SMB_ME1_DAT

M7

CL_CLK1

T11

CL_DATA1

P10

CL_RST1#

M10

CLK_PEGA_REQ#

C25
SMB_PCH_CLK

DRAMRST_CNTRL_PCH

TP118

CLKOUT_PCI0
CLKOUT_PCI1
CLKOUT_PCI2
CLKOUT_PCI3
CLKOUT_PCI4

13,14,15
D

For LAN
R512

*0_4

SML1ALERT# 10,33

For EC

TP57

TP58

TP52

CLK_PEGA_REQ#

16

CLK_PCIE_VGA# 16
CLK_PCIE_VGA 16

AV22
AU22

CLK_CPU_BCLKN
CLK_CPU_BCLKP

AM12
AM13

CLK_DPLL_SSCLKN
CLK_DPLL_SSCLKP

BF18
BE18

CLK_BUF_PCIE_3GPLLN
CLK_BUF_PCIE_3GPLLP

BJ30
BG30

CLK_BUF_BCLKN
CLK_BUF_BCLKP

G24
E24

CLK_BUF_DREFCLKN
CLK_BUF_DREFCLKP

AK7
AK5

CLK_BUF_DREFSSCLKN
CLK_BUF_DREFSSCLKP

K45

+3V_S5

CLKIN_PCILOOPBACK

CLK_PCH_14M

H45

CLK_PCI_FB

V47
V49

XTAL25_IN
XTAL25_OUT

3
3

Y47

XCLK_RCOMP R450

K43

SKU_ID1

3
3

C553

PME#
PLTRST#

25

SMB_PCH_DAT 25

AB37
AB38

+3V_S5
CLKIN_DOT_96N
CLKIN_DOT_96P

L14

SMBALERT#

H14

CLKOUT_PCIE4N
CLKOUT_PCIE4P
PCIECLKRQ4# / GPIO26

E12

+3V

CLKIN_GND1_N
CLKIN_GND1_P

PCIECLKRQ3# / GPIO25

V45
V46

PCIE_CLKREQ5#

25 PCIE_CLKREQ5#

CLKOUT_PEG_A_N
CLKOUT_PEG_A_P

CLKOUT_PCIE3N
CLKOUT_PCIE3P

L12

*SHORT_4
*SHORT_4

PEG_A_CLKRQ# / GPIO47

CLKOUT_PCIE2N
CLKOUT_PCIE2P

Y43
Y45
PCIE_CLKREQ4#

22.6/F_4

CL_CLK1
CL_DATA1

CLKOUT_DP_N
CLKOUT_DP_P

A8

TP146
TP148

SML1DATA / GPIO75

+3V_S5

CLKOUT_PCIE1N
CLKOUT_PCIE1P

Y37
Y36

Reserve for FP

R482

PCIECLKRQ0# / GPIO73

EHCI2

Reserve for card reader


Reserve for Touch pad

SML1CLK / GPIO58

CLKOUT_PCIE0N
CLKOUT_PCIE0P

V10

PCIE_CLKREQ3#

MINI-CARD WLAN(MPC)

PERN8
PERP8
PETN8
PETP8

AA48
AA47

TP141
TP142

USB/B-USB1-2

SML1ALERT# / PCHHOT# / GPIO74

+3V_S5

PERN7
PERP7
PETN7
PETP7

M1

PCIE_CLK_REQ2#
USBP8USBP8+
USBP9USBP9+
USBP10USBP10+

SML0CLK

+3V_S5

PERN6
PERP6
PETN6
PETP6

J2

PCIE_CLKREQ1#

USB port6/7 may not be available on all PCH sku


(HM55 support 12port only)

+3V_S5

PERN5
PERP5
PETN5
PETP5

AB49
AB47

EHCI1

BLUETOOTH

SML0ALERT# / GPIO60

SML0DATA

PERN4
PERP4
PETN4
PETP4

Y40
Y39

XHCI for USBP0-3

USB/B-USB1-1/USB debug

+3V_S5

PERN3
PERP3
PETN3
PETP3

+3V_S5

TP132
TP134

Reserve for USB I/O function


USBP1USBP1+
USBP2USBP2+
USBP3USBP3+
USBP4USBP4+

25 PCIE_RX825 PCIE_RX8+
25 PCIE_TX825 PCIE_TX8+

Wireless

SMBDATA

SMBUS

29 PCIE_RX329 PCIE_RX3+
29 PCIE_TX329 PCIE_TX3+

LAN

PERN2
PERP2
PETN2
PETP2

Controller

AU2
AT4
AT3
AT1
AY3
AT5
AV3
AV1
BB1
BA3
BB5
BB3
BB7
BE8
BD4
BF6

SMBALERT# / GPIO11
SMBCLK

PCI-E*

AT10
BC8

+3V_S5

Link

BE34
BF34
BB32
AY32

Port1 and port9 can be used on debug mode

PIRQE# / GPIO2 +3V


PIRQF# / GPIO3 +3V
PIRQG# / GPIO4 +3V
PIRQH# / GPIO5 +3V

PCI_PME#

TP30
R447
R178
R177

PIRQA#
PIRQB#
PIRQC#
PIRQD#

RSVD28
RSVD29

G_SENSOR_INT#_PCH
G42
dGPU_PWR_EN
G40
DGPU_HOLD_RST#
C42
EXTTS_SNI_DRV1_PCH D44

PCI_PLTRST#

CLK_PCI_FB

USB30_RX1N
USB30_RX2N
USB30_RX3N
USB30_RX4N
USB30_RX1P
USB30_RX2P
USB30_RX3P
USB30_RX4P
USB30_TX1N
USB30_TX2N
USB30_TX3N
USB30_TX4N
USB30_TX1P
USB30_TX2P
USB30_TX3P
USB30_TX4P

GNT1# / GPIO51 +3V


GNT2# / GPIO53 +3V
GNT3# / GPIO55 +3V

TP54
3

RSVD26
RSVD27

D47
E42
F46

8
BBS_BIT1
10 BOARD_ID2
8
PCI_GNT3#

26 G_SENSOR_INT#_PCH
42 dGPU_PWR_EN
16 DGPU_HOLD_RST#

RSVD25

PERN1
PERP1
PETN1
PETP1

27p/50V_4

TP50
31 USB30_RX3+

TP25
TP26
TP27
TP28
TP29
TP30
TP31
TP32
TP33
TP34
TP35
TP36
TP37
TP38
TP39
TP40

RSVD23
RSVD24

TP51

BG34
BJ34
AV32
AU32

+3V_S5
+3V_S5
+3V_S5
+3V_S5
+3V_S5
+3V_S5
+3V_S5
+3V_S5

OC0# / GPIO59
OC1# / GPIO40
OC2# / GPIO41
OC3# / GPIO42
OC4# / GPIO43
OC5# / GPIO9
OC6# / GPIO10
OC7# / GPIO14

A14
K20
B17
C16
L16
A16
D14
C14

USB_OC0#
USB_OC1#
USB_OC2#
USB_OC3#
USB_OC4#
USB_OC5#
USB_OC6#
USB_OC7#

USB_OC1# 31

29 CLK_PCIE_LOM#
29 CLK_PCIE_LOM

LAN

R175
R167

*SHORT_4
*SHORT_4

CLK_PCIE_LOM#_R
CLK_PCIE_LOM_R

AB42
AB40

CLK_PCIE_LAN_REQ#

29 CLK_PCIE_LAN_REQ#

CLKOUT_PEG_B_N
CLKOUT_PEG_B_P

TP152

CLK_PCIE_REQ6#

T13

CLK_PCH_SRC7P

V38
V37

CLK_PCIE_REQ7#

K12

For XDP

CLK_ITPN
CLK_ITPP

TP154
TP155

90.9/F_4

27p/50V_4

+1.05V

CLKOUT_PCIE6N
CLKOUT_PCIE6P
PCIECLKRQ6# / GPIO45

PANTHER POINT
B

Y2
25MHz
C552

XCLK_RCOMP

V40
V42

CLK_PCH_SRC6P

R454
1M_4

PEG_B_CLKRQ# / GPIO56+3V_S5

E6

USB_OC4# 31
TP151

XTAL25_IN
XTAL25_OUT

TP117

TP21
TP22
TP23
TP24

AY7
AV7
AU3
BG4

+3V_S5

CLKOUT_PCIE7N
CLKOUT_PCIE7P
PCIECLKRQ7# / GPIO46

AK14
AK13

+3V_S5

CLKOUT_ITPXDP_N
CLKOUT_ITPXDP_P

+3V

CLKOUTFLEX0 / GPIO64

+3V

CLKOUTFLEX1 / GPIO65

FLEX CLOCKS

TP41
31 USB30_RX3-

BE28
BC30
BE32
BJ32
BC28
BE30
BF32
BG32
AV26
BB26
AU28
AY30
AU26
AY26
AV28
AW30

RSVD7
RSVD8
RSVD9
RSVD10
RSVD11
RSVD12
RSVD13
RSVD14
RSVD15
RSVD16
RSVD17
RSVD18
RSVD19
RSVD20
RSVD21
RSVD22

USB

USB30_RX1USB30_RX2USB30_RX3USB30_RX4USB30_RX1+
USB30_RX2+
USB30_RX3+
USB30_RX4+
USB30_TX1USB30_TX2USB30_TX3USB30_TX4USB30_TX1+
USB30_TX2+
USB30_TX3+
USB30_TX4+

RSVD5
RSVD6

RSVD

B21
M20
AY16
BG46

TX AC cap place at connector side, AC cap to


connector < 400mils

TP1
TP2
TP3
TP4
TP5
TP6
TP7
TP8
TP9
TP10
TP11
TP12
TP13
TP14
TP15
TP16
TP17
TP18
TP19
TP20

PCI

RSVD1
RSVD2
RSVD3
RSVD4

PER1PER1+
PET1PET1+

TP115
TP114
TP40
TP36

U21E

BG26
BJ26
BH25
BJ16
BG16
AH38
AH37
AK43
AK45
C18
N30
H3
AH12
AM4
AM5
Y13
K24
L24
AB46
AB45

USB3.0

09

CPT/PPT (PCI-E,SMBUS,CLK)
CPT/PPT (PCI,USB,NVRAM)

TP44

CLOCKS

4,16,20,23,24,25,26,27,29,33,34,36,37,38,39,40,41,42,43,45,46
7,8,10,11,15,16,29,31,33,36,37,38,43,44
3,5,7,8,11,23,34,37,38,42,43,46

+3V

CLKOUTFLEX2 / GPIO66

+3V

CLKOUTFLEX3 / GPIO67

F47

Zero_ODD_ID

H47

BOARD_ID4

K49

48M_CLK_CR

10
10,33

TP156

PANTHER POINT

+3V

R505

+3V

10
9
8
7
6

USB_OC4#
USB_OC1#
USB_OC2#
USB_OC3#
C622
0.1u/10V_4

USB_OC6#
USB_OC0#
USB_OC7#
USB_OC5#

1
2
3
4
5

CLK_REQ/Strap Pin(CLG)

R541

10K_4

+3V
R467

2
4

PLTRST#

1
U22
TC7SH08FU

10
9
8
7
6

16,25,29,34
REQ#3
dGPU_PWR_EN

R551
100K_4

1
2
3
4
5

SMBus(PCH)
+3V_S5

+3V
G_SENSOR_INT#_PCH

SMBus(EC)

+3V_S5

8.2K_4
8.2K_4
8.2K_4
8.2K_4

10K_10P8R

5
PCI_PLTRST#

R171
R192
R165
R172

DGPU_HOLD_RST#
EXTTS_SNI_DRV1_PCH
dGPU_EDIDSEL#
dGPU_SELECT#

R556

10K_4

R528

10K_4

PCIE_CLKREQ3#

R262
R259
R284
R258
R273

10K_4
10K_4
10K_4
10K_4
10K_4

PCIE_CLKREQ4#
PCIE_CLKREQ5#
CLK_PCIE_LAN_REQ#
CLK_PCIE_REQ6#
CLK_PCIE_REQ7#

+3V

PCIE_CLK_USB30_REQ#

34 2ND_MBCLK

R244
2.2K_4

10K_4
10K_4

dGPU_PW_CTRL#

+3V

dGPU Only
SP_OPT@10K_4

R275

Setup
Menu

CLK_PEGA_REQ#

Pill-up in N13P side


34 2ND_MBDATA

SKU_ID1

Switchable
(Mux)

UMA

Q16
2N7002K

PCIE_CLKREQ1#
PCIE_CLK_REQ2#

10
UMA Only

R155
R161

SKU_ID1
SKU_ID0
VGA H/W
(GPIO64) (GPIO16)
Signal

S0
CLK_SDATA 13,14,26,33

+3V

Hidden

Hidden

GPU boot

UMA+GPU

dGPU/SG

UMA boot

SMB_ME1_DAT

SMB_PCH_CLK

CLK_PEGA_REQ#

R632

*10K_4

CLK_BUF_BCLKN
CLK_BUF_BCLKP

R490
R488

10K_4
10K_4

CLK_BUF_PCIE_3GPLLN
CLK_BUF_PCIE_3GPLLP
CLK_BUF_DREFCLKN
CLK_BUF_DREFCLKP
CLK_BUF_DREFSSCLKN
CLK_BUF_DREFSSCLKP
CLK_PCH_14M

R225
R227
R206
R210
R238
R242
R154

10K_4
10K_4
10K_4
10K_4
10K_4
10K_4
10K_4

R579
4.7K_4

Q14
2N7002K

UMA boot

GPU

R240
2.2K_4

dGPU_PW_CTRL#
(GPIO68)
CTL : dGPU_VRON
*1K_4
EOP@100K_4

+3V_S5
R534
R249

R580
4.7K_4

Q15
2N7002K

+3V

*10K_4

R479
R480

SMB_PCH_DAT

+3V_S5

10K_10P8R
+3V

S5

SMB_ME1_CLK

PCI_PIRQA#
PCI_PIRQB#
PCI_PIRQC#
PCI_PIRQD#

+3V_S5

Change U22 PLTRST# power source from +3V_S5 to +3V. 01/17

PCI/USBOC# Pull-up(CLG)
C30

PLTRST#(CLG)

CLK_SCLK 13,14,26,33

Q17
2N7002K

+3V_S5

SP_DIS_UMA@10K_4
Optimize
(Muxless)

UMA

UMA/SG

UMA boot

+3V
R560
R548

10K_4
*10K_4

SKU_ID0

10

dGPU_PW_CTRL#
1 = GPU power is control by H/W (pure Discrete SKU)

0 = GPU power is control by PCH GPIO (Discrete, SG or Optimize)


--->(Default)

CLOCK TERMINATION for FCIM

R513

1K_4

DRAMRST_CNTRL_PCH

R274
R298
R297
R539
R250
R508

10K_4
2.2K_4
2.2K_4
2.2K_4
2.2K_4
10K_4

SMBALERT#
SMB_PCH_CLK
SMB_PCH_DAT
SMB_ME0_CLK
SMB_ME0_DAT
SML1ALERT#_R

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Rev
3C

Panther Point 3/6


Date:

Document Number

Wednesday, February 08, 2012


1

Sheet

of

46

23,24,25,26,27,29,33,34,36,37,38,39,40,41,42,43,45,46
7,8,9,11,15,16,29,31,33,36,37,38,43,44

10

CPT/PPT (GPIO,VSS_NCTF,RSVD)

+3V
+3V_S5

U21F
S_GPIO
34 SIO_EXT_SMI#
D

34 SIO_EXT_SCI#

R266

100_4

+3V

+3V

TACH4 / GPIO68

C40

SIO_EXT_SMI#

A42

TACH1 / GPIO1

+3V

+3V

TACH5 / GPIO69

B41

USB_Charger_ID

H36

TACH2 / GPIO6

+3V

+3V

TACH6 / GPIO70

C41

SIO_EXT_SCI#

E38

TACH3 / GPIO7

+3V

+3V

TACH7 / GPIO71

A40

C10

GPIO8

T7

BMBUSY# / GPIO0

LAN_PHY_PWR_CTRL / GPIO12

8 PCH_GPIO15

G2

GPIO15 +3V_S5

U2

SATA4GP / GPIO16 +3V

SKU_ID0

A20GATE
PECI

SCLOCK / GPIO22

GPIO24 / MEM_LED +3V_S5

PCH_GPIO24

E8

34 W K_GPIO27

W K_GPIO27

E16

GPIO27

DSW

PLL_ODVR_EN

P8

GPIO28

+3V_S5

STP_PCI#

K1

STP_PCI# / GPIO34

K4

GPIO35 +3V

Change PCH_GPIO27 to WK_GPIO27. 01/12

PLL_ODVR_EN

41,42 dGPU_VRON
C

TP55

+3V

DMI_OVRVLTG

V8

SATA2GP / GPIO36

+3V

FDI_OVRVLTG

M5

SATA3GP / GPIO37

+3V

MFG_MODE

N2

SLOAD / GPIO38

BOARD_ID0

M3

SDATAOUT0 / GPIO39

V13

SDATAOUT1 / GPIO48

TEST_SET_UP
R561

9,33 SML1ALERT#

*SHORT_4

CRIT_TEMP_REP#

SV_DET_NC

SATA5GP / GPIO49

D6

GPIO57 +3V_S5

10K_4

P4

SIO_A20GATE

AU16

PCH_PECI

PROCPWRGD

AY11

THRMTRIP#

AY10

INIT3_3V#

T14

DF_TVS

AY1

TS_VSS1

AH8

TS_VSS2

AK11

TS_VSS3

AH10

TS_VSS4

AK10

at
at
is
be

+3V
+3V

100K_4

FDI_OVRVLTG

R281

SIO_EXT_SMI#
SIO_EXT_SCI#

R472
R173

10K_4
10K_4

STP_PCI#
SIO_A20GATE
SIO_RCIN#
CRIT_TEMP_REP#

R532
R287
R280
R549

*10K_4
10K_4
10K_4
10K_4

+3V

TP53
SIO_RCIN#

34

H_PW RGOOD 3
PCH_THRMTRIP#

R243

390_4

PM_THRMTRIP# 3

C14 Change R234 from mount to reserve. 12/27


DF_TVS 8

P37

VSS_NCTF_15

BG2

VSS_NCTF_16

BG48

VSS_NCTF_17

BH3

VSS_NCTF_18

BH47

VSS_NCTF_19

BJ4

VSS_NCTF_20

VSS_NCTF_3

VSS_NCTF_21

BJ45

A46

VSS_NCTF_4

VSS_NCTF_22

BJ46

VSS_NCTF_23

BJ5

VSS_NCTF_5

USB_Charger_ID

LOW - Tx, Rx terminated


to same voltage

+3V

Zero ODD------->High
None Zero ODD------->Low
+3V

R160
R174

A6

VSS_NCTF_6

VSS_NCTF_24

BJ6

B3

VSS_NCTF_7

VSS_NCTF_25

C2

B47

VSS_NCTF_8

VSS_NCTF_26

C48

BD1

VSS_NCTF_9

VSS_NCTF_27

D1

BD49

VSS_NCTF_10

VSS_NCTF_28

D49

BE1

VSS_NCTF_11

VSS_NCTF_29

E1

CH@10K_4
NCH@10K_4

USB_Charger_ID

VSS_NCTF_12

VSS_NCTF_30

E49

BF1

VSS_NCTF_13

VSS_NCTF_31

F1

BF49

VSS_NCTF_14

VSS_NCTF_32

F49

ZP@10K_4

R623

NZP@10K_4

TEST_SET_UP

R289
R276

BOARD_ID0

R557

*10K_4

R477
R448

*10K_4
*10K_4

BOARD_ID3

R476
R440

10K_4
10K_4

+3V

10K_4
*1K_4

BOARD_ID4
BOARD_ID3

9,33
33

BOARD_ID2
8 Layer ------->High *
6 Layer ------->Low

+3V
+3V
S_GPIO

R291
R278

1K_4
*1K_4

R163

10K_4

R170

BOARD_ID2

*SP_6L@10K_4
A

+3V
G_Sensor_ID#

R290
R264

NGS@10K_4
GS@1K_4

MFG-TEST

Quanta Computer Inc.

High = Disable (Default)


G Sensor ID

MFG_MODE

R545
R546

10K_4
*1K_4

PROJECT : ZQS 45W


Size

Low = Enable
3

Document Number

Rev
3C

Panther Point 4/6


Date:

+3V

*10K_4

BOARD_ID3

Change BIO_REC to G_Sensor_ID# 10/21


Change MB ID for G-sensor
PCH GPIO22
Pull high=no G-Sensor
Pull low=have G-Sensor

Low = Tx, Rx terminated to


same voltage (DC Coupling Mode)
(DEFAULT)

R544

SGPIO

*200K/F_4

Zero_ODD_ID

Reserve for future

SV_SET_UP
High = Strong (Default)

BE49

R501

+3V

DMI TERMINATION
VOLTAGE OVERRIDE

*10K_4

Zero ODD ID

USB Charger------->High
None Charger------->Low

+3V

FDI TERMINATION
VOLTAGE OVERRIDE

R234

GPIO27 : If not used then use 8.2-k to 10-k pull-down to GND.

NC_1

VSS_NCTF_2

DMI_OVRVLTG R267

10K_4

A45

chklist 1.2
chklist 1.2
disabled after PLTRST# deasserts.
pulled high when strap is sampled.

*1K_4

*10K_4

R293

W K_GPIO27

BJ44

R268

R271

PLL_ODVR_EN

+3V

VSS_NCTF_1

+3V

PCH_GPIO24

SIO_A20GATE 34

PANTHER POINT

SATA2GP : strap for reserved


SATA3GP : strap for reserved
NOTE: The internal pull-down
NOTE: This signal should not

+3V_S5

+3V

SIO_RCIN#

P5

A44

A5

+3V

V3

A4

CPU/MISC

+3V

T5

NCTF

C28

TACH0 / GPIO17

+3V

GPIO

G_Sensor_ID#

R475

+3V_S5

RCIN#
D40

GPIO Pull-up/Pull-down(CLG)

CABLE_ID 23
BOARD_ID3

+3V_S5

C4

20 DGPU_PW ROK

dGPU_PW _CTRL# 9

W ednesday, February 08, 2012

Sheet
1

10

of

46

11

PCH5(CLG)
CPT/PPT (POWER)
+VCCA_DAC_1_2

U21G

*SHORT_6

L37

*1uH/25mA_6

+1.05V

+1.05V_VCCAPLL_EXP

C588
*10u/6.3V_6

+1.05V

AN19
BJ22

+1.05V_VCCIO
R516

AN16
C313
1u/6.3V_4

C299
1u/6.3V_4

C303
1u/6.3V_4

AN17
AN21
AN26
AN27

C298
1u/6.3V_4

C309
10u/6.3V_6

AP21
AP23
AP24
AP26

+3V

AT24

+3V_VCC_EXP
R493

*SHORT_8

AN33
C579
0.1u/10V_4

AN34
BH29

+VCCAFDI_VRM
+1.05V

+VCCAFDI_VRM

AP16

R236

*0_8

+1.05V_VCCAPLL_FDI

BG6

R231

*SHORT_8

+1.05V_VCCDPLL_FDI

AP17

C248
0.01u/25V_4

C247
0.1u/10V_4

VccALVDS=1mA(8mils)

VCCALVDS

AK36

VSSALVDS

AK37

AM38

VCCTX_LVDS[3]

AP36

VCCTX_LVDS[4]

AP37

EV@0_4

+3VPCU

R636

*0_4

+3V_S5

R230

0_4

+VCCPDSW
PCH_VCCDSW

+1.8V
+1.05V

AD49

VCCACLK

VCCDSW3_3= 3mA

C305
0.1u/10V_4
+VCCAPLL_CPY_PCH

C325
*0.1u/10V_4

+3V_SUS_CLKF33

*SHORT_6

+VCCDPLL_CPY

T16

L38

*10uH/100mA_8

V12
T38
BH23

EV@0_4
C589
*10u/6.3V_6

+1.05V

R441

+VCCSUS1

VCCIO[15]
VCCIO[16]

R200

V34

C268
0.1u/10V_4

+1.05V

*SHORT_6

VCCDMI = 42mA(10mils)
VCC3_3[7]

C278
*1u/6.3V_4

VCCME(+1.05V) = ??A(??mils)

+3V

V33

+1.1V_VCC_DMI
R224

VCCIO[17]

+1.05V_VCCEPW
R550

+1.05V

NSBA@0.002/F_1206

AL29
AL24

DCPSUSBYP

R633

+1.05V_M

DCPSUS[3]

*SBA@0_8

VCCIO[19]

C271
1u/6.3V_4

VCCVRM[3]

AT16

+VCCAFDI_VRM

C275
1u/6.3V_4

C270
1u/6.3V_4

AA27

C304
1u/6.3V_4

+VCCAFDI_VRM

AA31

VCCIO[20]
VCCIO[21]
VCCIO[22]
VCCIO[23]
VCCIO[24]

VCCDMI[1]

AT20

VCCCLKDMI = 20mA(8mils)
+1.1V_VCC_DMI_CCI

VCCCLKDMI

C626
22u/6.3V_8

+VCC_DMI_CCI

L33

AB36
C246
1u/6.3V_4

R435
*10uH/100mA_8
R434

AC26

C282
22u/6.3V_8

AC27

+1.05V

AC29

*1/F_4

AC31

0_4

AD29

C545
*10u/6.3V_6

AD31

VCCIO[25]

W21

VCCIO[26]

VCCDFTERM[1]

VCC3_3[3]

VCCVRM[2]
VccAFDIPLL
VCCIO[27]
VCCDMI[2]

VCCASW[3]

VCCDFTERM[2]
VCCDFTERM[3]
VCCDFTERM[4]

AG16

+VCCP_NAND

+1.8V

R253

AG17

VCCPNAND = 190 mA(15mils)

W23

*SHORT_8

W24
W26

C329
0.1u/10V_4

AJ16

W29
+1.05V

AJ17

W31
R563

VCCSPI = 20mA(8mils)

*SHORT_6

V1

R296

NSBA@0_6

R642

*SBA@0_6

R164

C312

0.1u/10V_4 +VCCRTCEXT

N16

+VCCAFDI_VRM

Y49

VCCASW[5]
VCCASW[6]
VCCASW[7]
VCCASW[8]
VCCASW[9]
VCCASW[10]
VCCASW[11]
VCCASW[12]
VCCASW[13]
VCCASW[14]
VCCASW[15]

+1.05V_VCCA_A_DPL

BD47

8mA(8mils)

+1.05V_VCCA_B_DPL

BF47

C542
1u/6.3V_4

+1.05V

VCCDIFFCLKN= 55mA(10mils)

R217

*NSBA@0_6

VCCSUS3_3[9]

V23

VCCSUS3_3[10]

V24

AF17
AF33
AF34
AG34

R634
*SBA@0_6

C311

0.1u/10V_4 +VCCSST

V16

VCCSUS3_3 = 119mA(15mils)
+3V_S5
D

R228

*SHORT_6

C308
0.1u/10V_4
+3V_VCCPUSB
R216

*SHORT_6

C281
0.1u/10V_4

P24

+3V_VCCAUBG

T26

+VCCAUPLL

V5REF_SUS

M26

+5V_PCH_VCC5REFSUS

R223

*SHORT_6

+1.05V

VCC5REFSUS=1mA

R233

10/F_4

+5V_S5

RB500V-40

+3V_S5

C272
0.1u/10V_4

AN23

+VCCA_USBSUS

AN24

+3V_VCCPSUS

P34

+5V_PCH_VCC5REF

C294
*1u/6.3V_4

V5REF= 1mA

VCCSUS3_3[2]
VCCSUS3_3[3]
VCCSUS3_3[4]
VCCSUS3_3[5]
VCC3_3[1]
VCC3_3[8]
VCC3_3[4]

R141

10/F_4

+5V

D2

RB500V-40

+3V

R235

*SHORT_6

+3V_S5

C266
1u/6.3V_4

N20
N22
P20

+3V_VCCPSUS

VCCSUS3_3 = 119mA(15mils)

P22

C297
1u/10V_4

AA16
W16

R285

+3V_VCCPCORE

T34

*SHORT_6

+3V

VCCPCORE = 28mA(10mils)

+3V

VCCASW[17]

C341
0.1u/10V_4

C239
0.1u/10V_4

VCCASW[18]
VCCASW[19]

VCC3_3[2]

VCCASW[20]
DCPRTC
VCCVRM[4]

VCCIO[13]

VCCADPLLA
VCCADPLLB

VCCIO[6]
VCCAPLLSATA
VCCVRM[1]

VCCIO[7]
VCCDIFFCLKN[1]
VCCDIFFCLKN[2]
VCCDIFFCLKN[3]

VCCIO[2]

VCCSSC

VCCIO[4]

AJ2

+3V
C330
0.1u/10V_4

AF13
AH13

R254

+V1.05S_SATA3

AH14

*SHORT_8

+1.05V

C323
1u/10V_4

AF14

??mA(??mils)
AK1

L39

+V1.1LAN_VCCAPLL

*10uH/100mA_8

VCCVRM= 114mA(15mils)
AF11

R222

AC16
AC17

*SHORT_6

+1.05V

C310
1u/6.3V_4

AD17

+1.05V

C606
*10u/6.3V_6

+VCCAFDI_VRM

+1.05V_VCCEPW

VCCME = 1.01A(60mils)

DCPSST

for SBA function.


T17
V19

*SHORT_4

+VTT_VCCPCPU

C598
4.7u/6.3V_6

VCCRTC<1mA(8mils)

VCCASW[22]

C597
0.1u/10V_4

C600
0.1u/10V_4

BJ8

A22

+3V_RTC
C300
1u/6.3V_4

C314
0.1u/10V_4

C315
0.1u/10V_4

V_PROC_IO

VCCRTC

CPU

R510

DCPSUS[1]
DCPSUS[2]

PANTHER POINT

MISC

+V1.05M_VCCSUS

RTC

+1.05V_M

C296
*1u/6.3V_4

AG33

C274
1u/6.3V_4

VCCIO[34]

VCCIO[3]
+V1.05V_SSCVCC

+1.05V

13,14,15,39,42,46

T24

V5REF

VCCASW[16]

*SHORT_6
+VCCDIFFCLK
+VCCDIFFCLKN

T23

VCCSUS3_3[8]

VCCSUS3_3[1]

SATA

R436

65mA(10mils)

1mA(8mils)

7,8,9,10,15,16,29,31,33,36,37,38,43,44
27,31,36,37,38,39,40,41,45,46

T29

DCPSUS[4]

VCCASW[23]
VCCASW[21]

HDA

*0_6

VCCIO[33]

VCCIO[12]
+VCCAFDI_VRM

*SHORT_6
C259
1u/6.3V_4

+VCCAFDI_VRM

0_6

T27

VCCIO[5]
C628
1u/6.3V_4

+3V_M

VCCVRM: 1.8V (Destop)


1.5V (Mobile)

*SHORT_8

D3

+3V_S5

Reserve +3V_S5 to VCCSPI for EC 795


VCCSPI

W33

VCCASW[4]

VCCSSC= 95mA(10mils)

R263

VCCIO[32]

VCCASW[1]

AA24
AA26

VCCIO[18]

+1.05V_M

R272

P28

VCCSUS3_3[7]
VCCIO[14]

VCCASW[2]

AA29

C342
1u/6.3V_4

+1.5V

P26

VCCIO[31]

VCCAPLLDMI2

AA21

for SBA function.

+3V_M for SBA function.

+1.05V

VCCIO[30]

VCC3_3[5]

PANTHER POINT

VCCIO[29]

VCCSUS3_3[6]
AA19

VccASW =1.01 A(60mils)

+1.05V_M
*SHORT_4

+1.05V

R211
N26

VCCDSW3_3

L34
IOP@0.1uH/250mA_8

+3V_VCC_GIO
VCC3_3[6]

FDI

AU20

IOP@0_4

R201

C265
C264
C549
R439
IOP@0.01u/25V_4IOP@0.01u/25V_4IOP@22u/6.3V_8

+3V_VCCME_SPI

+1.1V_VCC_DMI

+VCCACLK

+3V

R203

+VCC_TX_LVDS

AM37

VCCTX_LVDS[2]

POWER

Change R230 from shortpad to 0, add 0 R636 connect to +3VPCU. 01/05

When Dis sku, LVDS power can short to GND

VccTX_LVDS=60mA(10mils)
VCCTX_LVDS[1]

+1.05V_VCCUSBCORE

*0_8
U21J

+VCCALVDS

U47

R449

+1.05V

C236
10u/6.3V_6
C20

VCCAPLLEXP

VccIO =2.925 A(140mils)

0.002/F_1206

C231
22u/6.3V_8

VCCIO[28]

HVCMOS

R215

VSSADAC

U48

Clock and Miscellaneous

+1.05V_PCH_VCCDPLL_EXP

CRT

C269
10u/6.3V_6

VCCIO

+1.05V

BKP1608HS181-T/180ohm/1.5A_6

VCCADAC

VCC CORE

C273
1u/6.3V_4

VCCCORE[1]
VCCCORE[2]
VCCCORE[3]
VCCCORE[4]
VCCCORE[5]
VCCCORE[6]
VCCCORE[7]
VCCCORE[8]
VCCCORE[9]
VCCCORE[10]
VCCCORE[11]
VCCCORE[12]
VCCCORE[13]
VCCCORE[14]
VCCCORE[15]
VCCCORE[16]
VCCCORE[17]

LVDS

C280
1u/6.3V_4

R5285 near PCH ball for VCCP GND sense

AA23
AC23
AD21
AD23
AF21
AF23
AG21
AG23
AG24
AG26
AG27
AG29
AJ23
AJ26
AJ27
AJ29
AJ31

DMI

C279
1u/6.3V_4
D

POWER

VccCORE =1.3 A(60mils)

0.002/F_1206

CPT/PPT (POWER)

PCI/GPIO/LPC

+1.05V_PCH_VCC
R261

DFT / SPI

+1.05V

+3V

L16

USB

VccADAC =1mA(8mils)

VCCSUSHDA

T21
V21
T19

P32

+V3.3A_1.5A_HDA_IO
C559
*1u/6.3V_4

R463

*0_4

+1.5VSUS

R462

0_4

+3V_S5

VCCSUSHDA= 10mA(8mils)

C560
0.1u/10V_4

+3V_S5
+5V_S5
+1.5VSUS

8,23,24,26,27,33,36,43,46
+5V
14,16,20,23,24,25,26,27,29,33,34,36,37,38,39,40,41,42,43,45,46
+3V
25,39,43
+1.5V
3,5,7,8,9,23,34,37,38,42,43,46
+1.05V
5,8,43,46 +1.8V

10uH/100mA_8

+1.05V_VCCA_A_DPL
1

L36

C564

+3V_RTC
2

+1.05V

+3V
L35
1/F_4 L15

10uH/100mA_8

+3V_SUS_CLKF33

100U/6.3V_3528

10uH/100mA_8

+1.05V_VCCA_B_DPL
1

R151

C562
C244
1u/10V_4

C241
10u/6.3V_6

C566
1u/6.3V_4

C554
1u/6.3V_4

100U/6.3V_3528

C38 Change C562, C564 from 220U to 100U for cost down. 02/08

Quanta Computer Inc.


PROJECT :ZQS 45W
Size

Document Number

Date:

Wednesday, February 08, 2012

Rev
3C

Panther Point 5/6


5

Sheet

11

of

46

12

PCH6(CLG)

U21I

IBEX PEAK-M (GND)


D

U21H
H5
AA17
AA2
AA3
AA33
AA34
AB11
AB14
AB39
AB4
AB43
AB5
AB7
AC19
AC2
AC21
AC24
AC33
AC34
AC48
AD10
AD11
AD12
AD13
AD19
AD24
AD26
AD27
AD33
AD34
AD36
AD37
AD38
AD39
AD4
AD40
AD42
AD43
AD45
AD46
AD8
AE2
AE3
AF10
AF12
AD14
AD16
AF16
AF19
AF24
AF26
AF27
AF29
AF31
AF38
AF4
AF42
AF46
AF5
AF7
AF8
AG19
AG2
AG31
AG48
AH11
AH3
AH36
AH39
AH40
AH42
AH46
AH7
AJ19
AJ21
AJ24
AJ33
AJ34
AK12
AK3

VSS[0]
VSS[1]
VSS[2]
VSS[3]
VSS[4]
VSS[5]
VSS[6]
VSS[7]
VSS[8]
VSS[9]
VSS[10]
VSS[11]
VSS[12]
VSS[13]
VSS[14]
VSS[15]
VSS[16]
VSS[17]
VSS[18]
VSS[19]
VSS[20]
VSS[21]
VSS[22]
VSS[23]
VSS[24]
VSS[25]
VSS[26]
VSS[27]
VSS[28]
VSS[29]
VSS[30]
VSS[31]
VSS[32]
VSS[33]
VSS[34]
VSS[35]
VSS[36]
VSS[37]
VSS[38]
VSS[39]
VSS[40]
VSS[41]
VSS[42]
VSS[43]
VSS[44]
VSS[45]
VSS[46]
VSS[47]
VSS[48]
VSS[49]
VSS[50]
VSS[51]
VSS[52]
VSS[53]
VSS[54]
VSS[55]
VSS[56]
VSS[57]
VSS[58]
VSS[59]
VSS[60]
VSS[61]
VSS[62]
VSS[63]
VSS[64]
VSS[65]
VSS[66]
VSS[67]
VSS[68]
VSS[69]
VSS[70]
VSS[71]
VSS[72]
VSS[73]
VSS[74]
VSS[75]
VSS[76]
VSS[77]
VSS[78]
VSS[79]

VSS[80]
VSS[81]
VSS[82]
VSS[83]
VSS[84]
VSS[85]
VSS[86]
VSS[87]
VSS[88]
VSS[89]
VSS[90]
VSS[91]
VSS[92]
VSS[93]
VSS[94]
VSS[95]
VSS[96]
VSS[97]
VSS[98]
VSS[99]
VSS[100]
VSS[101]
VSS[102]
VSS[103]
VSS[104]
VSS[105]
VSS[106]
VSS[107]
VSS[108]
VSS[109]
VSS[110]
VSS[111]
VSS[112]
VSS[113]
VSS[114]
VSS[115]
VSS[116]
VSS[117]
VSS[118]
VSS[119]
VSS[120]
VSS[121]
VSS[122]
VSS[123]
VSS[124]
VSS[125]
VSS[126]
VSS[127]
VSS[128]
VSS[129]
VSS[130]
VSS[131]
VSS[132]
VSS[133]
VSS[134]
VSS[135]
VSS[136]
VSS[137]
VSS[138]
VSS[139]
VSS[140]
VSS[141]
VSS[142]
VSS[143]
VSS[144]
VSS[145]
VSS[146]
VSS[147]
VSS[148]
VSS[149]
VSS[150]
VSS[151]
VSS[152]
VSS[153]
VSS[154]
VSS[155]
VSS[156]
VSS[157]
VSS[158]

PANTHER POINT
A

AK38
AK4
AK42
AK46
AK8
AL16
AL17
AL19
AL2
AL21
AL23
AL26
AL27
AL31
AL33
AL34
AL48
AM11
AM14
AM36
AM39
AM43
AM45
AM46
AM7
AN2
AN29
AN3
AN31
AP12
AP19
AP28
AP30
AP32
AP38
AP4
AP42
AP46
AP8
AR2
AR48
AT11
AT13
AT18
AT22
AT26
AT28
AT30
AT32
AT34
AT39
AT42
AT46
AT7
AU24
AU30
AV16
AV20
AV24
AV30
AV38
AV4
AV43
AV8
AW14
AW18
AW2
AW22
AW26
AW28
AW32
AW34
AW36
AW40
AW48
AV11
AY12
AY22
AY28

AY4
AY42
AY46
AY8
B11
B15
B19
B23
B27
B31
B35
B39
B7
F45
BB12
BB16
BB20
BB22
BB24
BB28
BB30
BB38
BB4
BB46
BC14
BC18
BC2
BC22
BC26
BC32
BC34
BC36
BC40
BC42
BC48
BD46
BD5
BE22
BE26
BE40
BF10
BF12
BF16
BF20
BF22
BF24
BF26
BF28
BD3
BF30
BF38
BF40
BF8
BG17
BG21
BG33
BG44
BG8
BH11
BH15
BH17
BH19
H10
BH27
BH31
BH33
BH35
BH39
BH43
BH7
D3
D12
D16
D18
D22
D24
D26
D30
D32
D34
D38
D42
D8
E18
E26
G18
G20
G26
G28
G36
G48
H12
H18
H22
H24
H26
H30
H32
H34
F3

VSS[159]
VSS[160]
VSS[161]
VSS[162]
VSS[163]
VSS[164]
VSS[165]
VSS[166]
VSS[167]
VSS[168]
VSS[169]
VSS[170]
VSS[171]
VSS[172]
VSS[173]
VSS[174]
VSS[175]
VSS[176]
VSS[177]
VSS[178]
VSS[179]
VSS[180]
VSS[181]
VSS[182]
VSS[183]
VSS[184]
VSS[185]
VSS[186]
VSS[187]
VSS[188]
VSS[189]
VSS[190]
VSS[191]
VSS[192]
VSS[193]
VSS[194]
VSS[195]
VSS[196]
VSS[197]
VSS[198]
VSS[199]
VSS[200]
VSS[201]
VSS[202]
VSS[203]
VSS[204]
VSS[205]
VSS[206]
VSS[207]
VSS[208]
VSS[209]
VSS[210]
VSS[211]
VSS[212]
VSS[213]
VSS[214]
VSS[215]
VSS[216]
VSS[217]
VSS[218]
VSS[219]
VSS[220]
VSS[221]
VSS[222]
VSS[223]
VSS[224]
VSS[225]
VSS[226]
VSS[227]
VSS[228]
VSS[229]
VSS[230]
VSS[231]
VSS[232]
VSS[233]
VSS[234]
VSS[235]
VSS[236]
VSS[237]
VSS[238]
VSS[239]
VSS[240]
VSS[241]
VSS[242]
VSS[243]
VSS[244]
VSS[245]
VSS[246]
VSS[247]
VSS[248]
VSS[249]
VSS[250]
VSS[251]
VSS[252]
VSS[253]
VSS[254]
VSS[255]
VSS[256]
VSS[257]
VSS[258]

VSS[259]
VSS[260]
VSS[261]
VSS[262]
VSS[263]
VSS[264]
VSS[265]
VSS[266]
VSS[267]
VSS[268]
VSS[269]
VSS[270]
VSS[271]
VSS[272]
VSS[273]
VSS[274]
VSS[275]
VSS[276]
VSS[277]
VSS[278]
VSS[279]
VSS[280]
VSS[281]
VSS[282]
VSS[283]
VSS[284]
VSS[285]
VSS[286]
VSS[287]
VSS[288]
VSS[289]
VSS[290]
VSS[291]
VSS[292]
VSS[293]
VSS[294]
VSS[295]
VSS[296]
VSS[297]
VSS[298]
VSS[299]
VSS[300]
VSS[301]
VSS[302]
VSS[303]
VSS[304]
VSS[305]
VSS[306]
VSS[307]
VSS[308]
VSS[309]
VSS[310]
VSS[311]
VSS[312]
VSS[313]
VSS[314]
VSS[315]
VSS[316]
VSS[317]
VSS[318]
VSS[319]
VSS[320]
VSS[321]
VSS[322]
VSS[323]
VSS[324]
VSS[325]
VSS[328]
VSS[329]
VSS[330]
VSS[331]
VSS[333]
VSS[334]
VSS[335]
VSS[337]
VSS[338]
VSS[340]
VSS[342]
VSS[343]
VSS[344]
VSS[345]
VSS[346]
VSS[347]
VSS[348]
VSS[349]
VSS[350]
VSS[351]
VSS[352]

H46
K18
K26
K39
K46
K7
L18
L2
L20
L26
L28
L36
L48
M12
P16
M18
M22
M24
M30
M32
M34
M38
M4
M42
M46
M8
N18
P30
N47
P11
P18
T33
P40
P43
P47
P7
R2
R48
T12
T31
T37
T4
W34
T46
T47
T8
V11
V17
V26
V27
V29
V31
V36
V39
V43
V7
W17
W19
W2
W27
W48
Y12
Y38
Y4
Y42
Y46
Y8
BG29
N24
AJ3
AD47
B43
BE10
BG41
G14
H16
T36
BG22
BG24
C22
AP13
M14
AP3
AP1
BE16
BC16
BG28
BJ28

PANTHER POINT

Quanta Computer Inc.


PROJECT :ZQS 45W
Size

Document Number

Rev
3C

Panther Point 6/6


Date:
5

W ednesday, February 08, 2012

Sheet
1

12

of

46

+1.5VSUS
M_A_A[15:0]

R208
R207

4
4
4
4
4
4
4
4
4
4
4
4
4
4

10K_4
10K_4

M_A_BS#0
M_A_BS#1
M_A_BS#2
M_A_CS#0
M_A_CS#1
M_A_CLK0
M_A_CLK0#
M_A_CLK1
M_A_CLK1#
M_A_CKE0
M_A_CKE1
M_A_CAS#
M_A_RAS#
M_A_WE#

9,14,26,33 CLK_SCLK
9,14,26,33 CLK_SDATA

4
4

M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13
M_A_A14
M_A_A15

98
97
96
95
92
91
90
86
89
85
107
84
83
119
80
78

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC#
A13
A14
A15

DIMM0_SA0
DIMM0_SA1
CLK_SCLK
CLK_SDATA

109
108
79
114
121
101
103
102
104
73
74
115
110
113
197
201
202
200

BA0
BA1
BA2
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA

116
120

ODT0
ODT1

11
28
46
63
136
153
170
187

DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7

12
29
47
64
137
154
171
188
10
27
45
62
135
152
169
186

DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS#0
DQS#1
DQS#2
DQS#3
DQS#4
DQS#5
DQS#6
DQS#7

M_A_ODT0
M_A_ODT1

M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7
M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7

4 M_A_DQS[7:0]

4 M_A_DQS#[7:0]

JDIM1B

M_A_DQ[63:0] 4

JDIM1A

PC2100 DDR3 SDRAM SO-DIMM


(204P)

M_A_DQ4
M_A_DQ0
M_A_DQ2
M_A_DQ3
M_A_DQ1
M_A_DQ5
M_A_DQ6
M_A_DQ7
M_A_DQ12
M_A_DQ13
M_A_DQ11
M_A_DQ10
M_A_DQ8
M_A_DQ9
M_A_DQ14
M_A_DQ15
M_A_DQ17
M_A_DQ20
M_A_DQ18
M_A_DQ19
M_A_DQ16
M_A_DQ21
M_A_DQ22
M_A_DQ23
M_A_DQ24
M_A_DQ28
M_A_DQ25
M_A_DQ26
M_A_DQ27
M_A_DQ29
M_A_DQ31
M_A_DQ30
M_A_DQ36
M_A_DQ33
M_A_DQ34
M_A_DQ39
M_A_DQ32
M_A_DQ37
M_A_DQ38
M_A_DQ35
M_A_DQ45
M_A_DQ44
M_A_DQ40
M_A_DQ42
M_A_DQ47
M_A_DQ41
M_A_DQ46
M_A_DQ43
M_A_DQ53
M_A_DQ52
M_A_DQ50
M_A_DQ55
M_A_DQ49
M_A_DQ48
M_A_DQ54
M_A_DQ51
M_A_DQ56
M_A_DQ57
M_A_DQ62
M_A_DQ59
M_A_DQ60
M_A_DQ61
M_A_DQ63
M_A_DQ58

5
7
15
17
4
6
16
18
21
23
33
35
22
24
34
36
39
41
51
53
40
42
50
52
57
59
67
69
56
58
68
70
129
131
141
143
130
132
140
142
147
149
157
159
146
148
158
160
163
165
175
177
164
166
174
176
181
183
191
193
180
182
192
194

DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63

2.48A

+3V

+3V

R204

*10K_4
PM_EXTTS#0

M3 solution
5 SMDDR_VREF_DQ0_M3

14,15 DDR3_DRAMRST#
R226

*M3@0_6

+SMDDR_VREF_DQ0

+SMDDR_VREF_DIMM

75
76
81
82
87
88
93
94
99
100
105
106
111
112
117
118
123
124

VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDD10
VDD11
VDD12
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18

199

VDDSPD

77
122
125

NC1
NC2
NCTEST

198
30

EVENT#
RESET#

1
126

VREF_DQ
VREF_CA

2
3
8
9
13
14
19
20
25
26
31
32
37
38
43

VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15

+SMDDR_VREF

R188

R213
1K/F_4

+SMDDR_VREF_DIMM
C307
470p/50V_4

R193

+SMDDR_VREF
SMDDR_VREF_DQ0_M3

+1.5VSUS
C285
10u/6.3V_6

C251
0.1u/16V_4

C289
0.1u/16V_4

10u/6.3V_6
C249
10u/6.3V_6

C288
10u/6.3V_6

+3V

C253
0.1u/16V_4

C250
0.1u/16V_4

C287
0.1u/16V_4

C293

C295

C283
0.1u/16V_4

C258
1u/6.3V_4

+0.75V_DDR_VTT

14

change to 1K/F_4

C286
470p/50V_4

Q12
SBA@AP2302GN

R209
1K/F_4

C301

0.1u/16V_4
2.2u/6.3V_6

2.2u/6.3V_6
C34

Mount Q12 at SBA sku. 01/17

11,14,15,39,42,46 +1.5VSUS
3,7,8,9,10,11,14,16,20,23,24,25,26,27,29,33,34,36,37,38,39,40,41,42,43,45,46
+3V
14,39,43 +0.75V_DDR_VTT

+0.75V_DDR_VTT

C277
2.2u/6.3V_6

GND
GND

205
206

+SMDDR_VREF_DQ0

9,14,15 DRAMRST_CNTRL_PCH
+ C345
C302
*330u/2V_7343
0.1u/16V_4

C254

*0_6

REV:B Add

+SMDDR_VREF_DQ0

C290
10u/6.3V_6

203
204

R198
1K/F_4

M1 solution

C252
10u/6.3V_6

VTT1
VTT2

+1.5VSUS

DDR3-DIMM1_H=9.2_Reverse

+SMDDR_VREF_DIMM

44
48
49
54
55
60
61
65
66
71
72
127
128
133
134
138
139
144
145
150
151
155
156
161
162
167
168
172
173
178
179
184
185
189
190
195
196

+SMDDR_VREF_DIMM

*0_6
R218
1K/F_4

Place these Caps near So-Dimm0.

VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52

DDR3-DIMM1_H=9.2_Reverse

+1.5VSUS

change to 1K/F_4

PC2100 DDR3 SDRAM SO-DIMM


(204P)

C263
1u/6.3V_4

C276
1u/6.3V_4

C284
1u/6.3V_4

C577

C580

C583

Quanta Computer Inc.

14,15,39 +SMDDR_VREF

4.7u/6.3V_6 4.7u/6.3V_6 4.7u/6.3V_6

PROJECT : ZQS 45W


Size

Document Number

Rev
3C

DDRIII SO-DIMM-0
Date:
5

Wednesday, February 08, 2012

Sheet
1

13

of

46

M_B_A[15:0]

R538
R540

+3V

10K_4
10K_4

M_B_BS#0
M_B_BS#1
M_B_BS#2
M_B_CS#0
M_B_CS#1
M_B_CLK0
M_B_CLK0#
M_B_CLK1
M_B_CLK1#
M_B_CKE0
M_B_CKE1
M_B_CAS#
M_B_RAS#
M_B_WE#

DIMM1_SA0
DIMM1_SA1

9,13,26,33 CLK_SCLK
9,13,26,33 CLK_SDATA

4
4

M_B_ODT0
M_B_ODT1

M_B_DQS0
M_B_DQS1
M_B_DQS2
M_B_DQS3
M_B_DQS4
M_B_DQS5
M_B_DQS6
M_B_DQS7
M_B_DQS#0
M_B_DQS#1
M_B_DQS#2
M_B_DQS#3
M_B_DQS#4
M_B_DQS#5
M_B_DQS#6
M_B_DQS#7

4 M_B_DQS[7:0]

4 M_B_DQS#[7:0]

98
97
96
95
92
91
90
86
89
85
107
84
83
119
80
78

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC#
A13
A14
A15

109
108
79
114
121
101
103
102
104
73
74
115
110
113
197
201
202
200

BA0
BA1
BA2
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA

116
120

ODT0
ODT1

11
28
46
63
136
153
170
187

DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7

12
29
47
64
137
154
171
188
10
27
45
62
135
152
169
186

DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS#0
DQS#1
DQS#2
DQS#3
DQS#4
DQS#5
DQS#6
DQS#7

+1.5VSUS

M_B_DQ[63:0] 4

JDIM2A
M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13
M_B_A14
M_B_A15

4
4
4
4
4
4
4
4
4
4
4
4
4
4

PC2100 DDR3 SDRAM SO-DIMM


(204P)

M_B_DQ5
M_B_DQ1
M_B_DQ2
M_B_DQ3
M_B_DQ0
M_B_DQ4
M_B_DQ6
M_B_DQ7
M_B_DQ13
M_B_DQ9
M_B_DQ10
M_B_DQ11
M_B_DQ12
M_B_DQ8
M_B_DQ14
M_B_DQ15
M_B_DQ20
M_B_DQ17
M_B_DQ23
M_B_DQ18
M_B_DQ16
M_B_DQ21
M_B_DQ19
M_B_DQ22
M_B_DQ28
M_B_DQ24
M_B_DQ31
M_B_DQ27
M_B_DQ29
M_B_DQ25
M_B_DQ30
M_B_DQ26
M_B_DQ32
M_B_DQ33
M_B_DQ34
M_B_DQ35
M_B_DQ36
M_B_DQ37
M_B_DQ38
M_B_DQ39
M_B_DQ40
M_B_DQ41
M_B_DQ46
M_B_DQ43
M_B_DQ44
M_B_DQ45
M_B_DQ47
M_B_DQ42
M_B_DQ49
M_B_DQ53
M_B_DQ55
M_B_DQ54
M_B_DQ52
M_B_DQ48
M_B_DQ51
M_B_DQ50
M_B_DQ60
M_B_DQ56
M_B_DQ59
M_B_DQ58
M_B_DQ61
M_B_DQ57
M_B_DQ62
M_B_DQ63

5
7
15
17
4
6
16
18
21
23
33
35
22
24
34
36
39
41
51
53
40
42
50
52
57
59
67
69
56
58
68
70
129
131
141
143
130
132
140
142
147
149
157
159
146
148
158
160
163
165
175
177
164
166
174
176
181
183
191
193
180
182
192
194

DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63

2.48A

+3V

+3V

R554

*10K_4
PM_EXTTS#1

13,15 DDR3_DRAMRST#

M3 solution
5 SMDDR_VREF_DQ1_M3

R189

*M3@0_6

+SMDDR_VREF_DQ1

+SMDDR_VREF_DIMM

C319
0.1u/16V_4

10u/6.3V_6
C338
10u/6.3V_6

C320
10u/6.3V_6

+3V

C321
0.1u/16V_4

C332
0.1u/16V_4

1
126

VREF_DQ
VREF_CA
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15

VTT1
VTT2

203
204

GND
GND

205
206

C292

+0.75V_DDR_VTT

R181
1K/F_4

*0_6

+SMDDR_VREF_DQ1

C326
470p/50V_4

REV:B Add

C322 C316

0.1u/16V_4
2.2u/6.3V_6

change to 1K/F_4
SMDDR_VREF_DQ1_M3

C334
0.1u/16V_4

EVENT#
RESET#

R187

+SMDDR_VREF_DQ1

C333
0.1u/16V_4

C336

198
30

+1.5VSUS

+SMDDR_VREF

+ C349
C257
330u/2V_7343
0.1u/16V_4

NC1
NC2
NCTEST

C317
10u/6.3V_6

VDDSPD

77
122
125

44
48
49
54
55
60
61
65
66
71
72
127
128
133
134
138
139
144
145
150
151
155
156
161
162
167
168
172
173
178
179
184
185
189
190
195
196

M1 solution

+SMDDR_VREF_DIMM
C318
10u/6.3V_6

199

VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52

DDR3-DIMM1_H=5.2_Reverse

Place these Caps near So-Dimm1.

C337
10u/6.3V_6

VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDD10
VDD11
VDD12
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18

2
3
8
9
13
14
19
20
25
26
31
32
37
38
43

DDR3-DIMM1_H=5.2_Reverse

+1.5VSUS

JDIM2B

75
76
81
82
87
88
93
94
99
100
105
106
111
112
117
118
123
124

PC2100 DDR3 SDRAM SO-DIMM


(204P)

9,13,15 DRAMRST_CNTRL_PCH

Q11
*AP2302GN

R239
1K/F_4

2.2u/6.3V_6

+0.75V_DDR_VTT

C614
2.2u/6.3V_6

C608
0.1u/16V_4

C586
1u/6.3V_4

C587
1u/6.3V_4

C611
1u/6.3V_4

C612
1u/6.3V_4

C574

C570

4.7u/6.3V_6 4.7u/6.3V_6

11,13,15,39,42,46 +1.5VSUS
C610
3,7,8,9,10,11,13,16,20,23,24,25,26,27,29,33,34,36,37,38,39,40,41,42,43,45,46
+3V
13,39,43 +0.75V_DDR_VTT
4.7u/6.3V_6

13 +SMDDR_VREF_DIMM
13,15,39 +SMDDR_VREF

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

DDRIII SO-DIMM-1
Date:
5

Wednesday, February 08, 2012

Sheet
1

14

of

46

CPU XDP Connector(CPU)

s3 leakage circuit
+1.5VSUS

R424
1K/F_4
Q34
3

R420

1K/F_4

2N7002K
1

CPU_DRAMRST#

13,14 DDR3_DRAMRST#

9,13,14 DRAMRST_CNTRL_PCH
R433
4.99K/F_4

C541
0.047u/16V_4

+3V_S5

+1.5V_CPU

7 SYS_PWROK

7 PM_DRAM_PWRGD

R416
200/F_4

U17

PM_DRAM_PWRGD_Q

R418

130/F_4

PM_DRAM_PWRGD_R 3

74AHC1G09
R417

*39_4

3
Q32

C524
0.1u/10V_4

*2N7002K
MAINON_ON_G

+SMDDR_VREF

+VDDR_REF_CPU

R430

*0_8

R429
*1K/F_4

MAIND

36,39,43 MAIND

+1.5VSUS

Q33
2N7002K
R432
100K_4

R431
*1K/F_4

4.5A

+1.5VSUS

+1.5V_CPU
*0_8
*0_8 +1.5V_CPU

R465
R464
Q37

+VDDR_REF_CPU

+VDDR_REF_CPU

+1.5V_CPU

+1.5V_CPU 5

AO4496

8
7
6
5

1
2
3

+1.5VSUS 11,13,14,39,42,46
4

+SMDDR_VREF 13,14,39

MAIND
R444
220_8

43 MAINON_ON_G

MAINON_ON_G

C548
470p/50V_4

2
Q35
DMN601K-7

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

XDP
Date:
1

Wednesday, February 08, 2012

15

Sheet
8

of

46

EOP@22u/6.3V_8
EOP@22u/6.3V_8
EOP@10u/6.3V_6
EOP@10u/6.3V_6
EOP@4.7u/6.3V_6
EOP@1u/6.3V_4
EOP@1u/6.3V_4

C407
C406
C409
C408
C102
C84
C75

EOP@22u/6.3V_8
EOP@22u/6.3V_8
EOP@10u/6.3V_6
EOP@10u/6.3V_6
EOP@4.7u/6.3V_6
EOP@1u/6.3V_4
EOP@1u/6.3V_4

U14A

2500mA

AG19
AG21
AG22
AG24
AH21
AH25

PEX_IOVDD_1
PEX_IOVDD_2
PEX_IOVDD_3
PEX_IOVDD_4
PEX_IOVDD_5
PEX_IOVDD_6

AG13
AG15
AG16
AG18
AG25
AH15
AH18
AH26
AH27
AJ27
AK27
AL27
AM28
AN28

PEX_IOVDDQ_1
PEX_IOVDDQ_2
PEX_IOVDDQ_3
PEX_IOVDDQ_4
PEX_IOVDDQ_5
PEX_IOVDDQ_6
PEX_IOVDDQ_7
PEX_IOVDDQ_8
PEX_IOVDDQ_9
PEX_IOVDDQ_10
PEX_IOVDDQ_11
PEX_IOVDDQ_12
PEX_IOVDDQ_13
PEX_IOVDDQ_14

AN12
AM12
AN14
AM14
AP14
AP15
AN15
AM15
AN17
AM17
AP17
AP18
AN18
AM18
AN20
AM20
AP20
AP21
AN21
AM21
AN23
AM23
AP23
AP24
AN24
AM24
AN26
AM26
AP26
AP27
AN27
AM27

PEX_TX0
PEX_TX0_N
PEX_TX1
PEX_TX1_N
PEX_TX2
PEX_TX2_N
PEX_TX3
PEX_TX3_N
PEX_TX4
PEX_TX4_N
PEX_TX5
PEX_TX5_N
PEX_TX6
PEX_TX6_N
PEX_TX7
PEX_TX7_N
PEX_TX8
PEX_TX8_N
PEX_TX9
PEX_TX9_N
PEX_TX10
PEX_TX10_N
PEX_TX11
PEX_TX11_N
PEX_TX12
PEX_TX12_N
PEX_TX13
PEX_TX13_N
PEX_TX14
PEX_TX14_N
PEX_TX15
PEX_TX15_N

AK14
AJ14
AH14
AG14
AK15
AJ15
AL16
AK16
AK17
AJ17
AH17
AG17
AK18
AJ18
AL19
AK19
AK20
AJ20
AH20
AG20
AK21
AJ21
AL22
AK22
AK23
AJ23
AH23
AG23
AK24
AJ24
AL25
AK25

R_PEG_RX15
R_PEG_RX#15
R_PEG_RX14
R_PEG_RX#14
R_PEG_RX13
R_PEG_RX#13
R_PEG_RX12
R_PEG_RX#12
R_PEG_RX11
R_PEG_RX#11
R_PEG_RX10
R_PEG_RX#10
R_PEG_RX9
R_PEG_RX#9
R_PEG_RX8
R_PEG_RX#8
R_PEG_RX7
R_PEG_RX#7
R_PEG_RX6
R_PEG_RX#6
R_PEG_RX5
R_PEG_RX#5
R_PEG_RX4
R_PEG_RX#4
R_PEG_RX3
R_PEG_RX#3
R_PEG_RX2
R_PEG_RX#2
R_PEG_RX1
R_PEG_RX#1
R_PEG_RX0
R_PEG_RX#0

PEX_REFCLK
PEX_REFCLK_N

AL13
AK13

CLK_PCIE_VGA
CLK_PCIE_VGA#

PEX_TSTCLK_OUT
PEX_TSTCLK_OUT_N

AJ26
AK26

PEX_TSTCLK
PEX_TSTCLK#

PEX_WAKE_N
PEX_RST_N

AJ11
AJ12

PEGX_RST#

PEX_CLKREQ_N

AK12

PEX_CLKREQ#

R380

EOP@10K/F_4

PEX_TERMP

AP29

PEX_TERMP

R339

EOP@2.49K/F_4

TESTMODE

TESTMODE

AK11

R358
R41
L5

EOP@10K/F_4
EOP_GS@0_6
+1.05V_GFX
*EOP_GL@160808-120

AC6
AJ28
AJ4
AJ5
AL11
C15
D19
D20
D23
D26
H31
T8
V32

NC_1
NC_2
NC_3
NC_4
NC_5
NC_6
NC_7
NC_8
NC_9
NC_10
NC_11
NC_12
NC_13

J8
K8
L8
M8

+3V_GFX

+3V_GFX

PLACE CLOSE TO BGA

C132

EOP@4.7u/6.3V_6

C133

EOP@1u/16V_6

C139
C140
C143
C135

VDD33_1
VDD33_2
VDD33_3
VDD33_4

PEX_PLLVDD
PEX_PLL_HVDD
PEX_SVDD_3V3

EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4

PEG_TX15 3
PEG_TX#15 3
PEG_TX14 3
PEG_TX#14 3
PEG_TX13 3
PEG_TX#13 3
PEG_TX12 3
PEG_TX#12 3
PEG_TX11 3
PEG_TX#11 3
PEG_TX10 3
PEG_TX#10 3
PEG_TX9 3
PEG_TX#9 3
PEG_TX8 3
PEG_TX#8 3
PEG_TX7 3
PEG_TX#7 3
PEG_TX6 3
PEG_TX#6 3
PEG_TX5 3
PEG_TX#5 3
PEG_TX4 3
PEG_TX#4 3
PEG_TX3 3
PEG_TX#3 3
PEG_TX2 3
PEG_TX#2 3
PEG_TX1 3
PEG_TX#1 3
PEG_TX0 3
PEG_TX#0 3

150mA
AG26 PEX_PLLVDD

210mA

AH12
AG12

C130
C141
C142
C145
C125
C129
C118
C121
C110
C116
C105
C109
C96
C103
C95
C92
C90
C87
C86
C82
C78
C74
C72
C68
C65
C62
C55
C52
C61
C60
C59
C58

+3V_S5

+3V_GFX

R400
R396
EOP@10K/F_4

CLK_PEGA_REQ# 9

Q28
EOP@DTC144EUA

PEX_CLKREQ#

Q26

+3V
+3V_GFX

EOP@10K/F_4

EOP@PDTC143TT

R85

*SHORT_4

R80

*0_4
C149
EOP@0.1u/10V_4

EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4
EOP@0.22u/10V_4

PEG_RX15 3
PEG_RX#15 3
PEG_RX14 3
PEG_RX#14 3
PEG_RX13 3
PEG_RX#13 3
PEG_RX12 3
PEG_RX#12 3
PEG_RX11 3
PEG_RX#11 3
PEG_RX10 3
PEG_RX#10 3
PEG_RX9 3
PEG_RX#9 3
PEG_RX8 3
PEG_RX#8 3
PEG_RX7 3
PEG_RX#7 3
PEG_RX6 3
PEG_RX#6 3
PEG_RX5 3
PEG_RX#5 3
PEG_RX4 3
PEG_RX#4 3
PEG_RX3 3
PEG_RX#3 3
PEG_RX2 3
PEG_RX#2 3
PEG_RX1 3
PEG_RX#1 3
PEG_RX0 3
PEG_RX#0 3

9,25,29,34 PLTRST#

9 DGPU_HOLD_RST#

PEGX_RST#

U3

R71
EOP@100K_4

EOP@MC74VHC1G08DFT2G

FOR DIS & Optimus

CLK_PCIE_VGA 9
CLK_PCIE_VGA# 9
R42

*EOP@200_4

TP6
PEGX_RST# 19

C48

EOP@4.7u/6.3V_6

C63

EOP@1u/6.3V_4

+3V_GFX

PLACE NEAR BGA


CLOSE TO CAPS

N13M-GS

N13P- GL

N13P-GS

N13P- PES

Stuff--> R

Reserve--> R

Reserve -->L

Stuff--> L

I/O 3.3V

PLACE UNDER BGA

C69

PEX_RST timing

PEX_RST

EOP@0.1u/10V_4
PLACE NEAR BALLS

PLACE CLOSE TO GPU BALLS

NC

P8

VDD_SENSE

L4

GND_SENSE

L5

C126
C482

Trise >= 1uS

EOP@0.1u/10V_4
EOP@4.7u/6.3V_6

12~16 mils width

PROJECT : ZQS 45W

17,18,20,42 +1.05V_GFX
18,19,20,41,42 +3V_GFX
7,8,9,10,11,15,29,31,33,36,37,38,43,44
+3V_S5
3,7,8,9,10,11,13,14,20,23,24,25,26,27,29,33,34,36,37,38,39,40,41,42,43,45,46
+3V
3

Tfail <=500nS

Quanta Computer Inc.

PLACE NEAR BGA

GPUVCC_SENSE 41
GPUVSS_SENSE 41

N13P
2

+3V_GFX

EOP@N13x

DIS.VGA-->EV@ + EOP@
Optimize-->IOP@ + EOP@
UMA-->IV@ + IOP@
Special-->SP@

PEX_RX0
PEX_RX0_N
PEX_RX1
PEX_RX1_N
PEX_RX2
PEX_RX2_N
PEX_RX3
PEX_RX3_N
PEX_RX4
PEX_RX4_N
PEX_RX5
PEX_RX5_N
PEX_RX6
PEX_RX6_N
PEX_RX7
PEX_RX7_N
PEX_RX8
PEX_RX8_N
PEX_RX9
PEX_RX9_N
PEX_RX10
PEX_RX10_N
PEX_RX11
PEX_RX11_N
PEX_RX12
PEX_RX12_N
PEX_RX13
PEX_RX13_N
PEX_RX14
PEX_RX14_N
PEX_RX15
PEX_RX15_N

[PEG Interface]

PLACE NEAR BALLS

C44
C401
C403
C402
C115
C91
C108

PLACE UNDER BGA

To be placed no further from the GPU


than bewteen the PS and GPU

+1.05V_GFX

PLACE UNDER BGA


PLACE NEAR BALLS

1000mA

+1.05V_GFX

To be placed no further from the GPU


than bewteen the PS and GPU

Size

Document Number

Rev
3C

DGPU 1/5 (PEG)


Date:

W ednesday, February 08, 2012


7

Sheet

16
8

of

46

U14B

21 FBA_CMD[30:0]

U30
T31
U29
R34
R33
U32
U33
U28
V28
V29
V30
U34
U31
V34
V33
Y32
AA31
AA29
AA28
AC34
AC33
AA32
AA33
Y28
Y29
W31
Y30
AA34
Y31
Y34
Y33
V31

TP158
21

VMA_DM[7:0]

VMA_DM0
VMA_DM1
VMA_DM2
VMA_DM3
VMA_DM4
VMA_DM5
VMA_DM6
VMA_DM7

P30
F31
F34
M32
AD31
AL29
AM32
AF34

VMA_WDQS0
VMA_WDQS1
VMA_WDQS2
VMA_WDQS3
VMA_WDQS4
VMA_WDQS5
VMA_WDQS6
VMA_WDQS7

M31
G31
E33
M33
AE31
AK30
AN33
AF33

VMA_RDQS0
VMA_RDQS1
VMA_RDQS2
VMA_RDQS3
VMA_RDQS4
VMA_RDQS5
VMA_RDQS6
VMA_RDQS7

M30
H30
E34
M34
AF30
AK31
AM34
AF32

FBA_CMD0 (FBA_CMD25)
FBA_CMD1 (FBA_CMD23) [MEMORY
FBA_CMD2
FBA_CMD3 (FBA_CMD0)
FBA_CMD4 (FBA_CMD10)
FBA_CMD5 (FBA_CMD26)
FBA_CMD6 (FBA_CMD14)
FBA_CMD7
FBA_CMD8 (FBA_CMD1)
FBA_CMD9 (FBA_CMD22)
FBA_CMD10 (FBA_CMD20)
FBA_CMD11 (FBA_CMD24)
FBA_CMD12 (FBA_CMD18)
FBA_CMD13 (FBA_CMD9)
FBA_CMD14 (FBA_CMD29)
FBA_CMD15 (FBA_CMD8)
FBA_CMD16 (FBA_CMD27)
FBA_CMD17 (FBA_CMD15)
FBA_CMD18 (FBA_CMD11)
FBA_CMD19 (FBA_CMD16)
FBA_CMD20 (FBA_CMD28)
FBA_CMD21 (FBA_CMD3)
FBA_CMD22 (FBA_CMD17)
FBA_CMD23 (FBA_CMD5)
FBA_CMD24 (FBA_CMD4)
FBA_CMD25 (FBA_CMD21)
FBA_CMD26 (FBA_CMD6)
FBA_CMD27 (FBA_CMD13)
FBA_CMD28 (FBA_CMD19)
FBA_CMD29 (FBA_CMD12)
FBA_CMD30
FBA_CMD31 (NC)

I/F A]

FBA_DQM0
FBA_DQM1
FBA_DQM2
FBA_DQM3
FBA_DQM4
FBA_DQM5
FBA_DQM6
FBA_DQM7

21 VMA_WDQS[7:0]

21 VMA_RDQS[7:0]

AA27
AA30
AB27
AB33
AC27
AD27
AE27
AF27
AG27
B13
B16
B19
E13
E16
E19
H10
H11
H12
H13
H14
H15
H16
H18
H19
H20
H21
H22
H23
H24
H8
H9
L27
M27
N27
P27
R27
T27
T30
T33
V27
W27
W30
W33
Y27

+1.5V_GFX

+1.5V_GFX

PLACE CLOSE TO GPU BALLS

C399
C398
C40 1
C39 1
C80
C431
C439
C120
C66
C383
C385
C64
C38
C36
C35
C396

EOP@4.7u/6.3V_6
EOP@4.7u/6.3V_6
2 EOP@1u/16V_6
2 EOP@1u/16V_6
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@10u/6.3V_8
EOP@10u/6.3V_8
EOP@10u/6.3V_8
EOP@10u/6.3V_8

FBA_DQS_WP0
FBA_DQS_WP1
FBA_DQS_WP2
FBA_DQS_WP3
FBA_DQS_WP4
FBA_DQS_WP5
FBA_DQS_WP6
FBA_DQS_WP7
FBA_DQS_RN0
FBA_DQS_RN1
FBA_DQS_RN2
FBA_DQS_RN3
FBA_DQS_RN4
FBA_DQS_RN5
FBA_DQS_RN6
FBA_DQS_RN7
FBVDDQ_1
FBVDDQ_2
FBVDDQ_3
FBVDDQ_4
FBVDDQ_5
FBVDDQ_6
FBVDDQ_7
FBVDDQ_8
FBVDDQ_9
FBVDDQ_10
FBVDDQ_11
FBVDDQ_12
FBVDDQ_13
FBVDDQ_14
FBVDDQ_15
FBVDDQ_16
FBVDDQ_17
FBVDDQ_18
FBVDDQ_19
FBVDDQ_20
FBVDDQ_21
FBVDDQ_22
FBVDDQ_23
FBVDDQ_24
FBVDDQ_25
FBVDDQ_26
FBVDDQ_27
FBVDDQ_28
FBVDDQ_29
FBVDDQ_30
FBVDDQ_31
FBVDDQ_32
FBVDDQ_33
FBVDDQ_34
FBVDDQ_35
FBVDDQ_36
FBVDDQ_37
FBVDDQ_38
FBVDDQ_39
FBVDDQ_40
FBVDDQ_41
FBVDDQ_42
FBVDDQ_43
FBVDDQ_44

U14C
FBC_CMD0
FBC_CMD1
FBC_CMD2
FBC_CMD3
FBC_CMD4
FBC_CMD5
FBC_CMD6
FBC_CMD7
FBC_CMD8
FBC_CMD9
FBC_CMD10
FBC_CMD11
FBC_CMD12
FBC_CMD13
FBC_CMD14
FBC_CMD15
FBC_CMD16
FBC_CMD17
FBC_CMD18
FBC_CMD19
FBC_CMD20
FBC_CMD21
FBC_CMD22
FBC_CMD23
FBC_CMD24
FBC_CMD25
FBC_CMD26
FBC_CMD27
FBC_CMD28
FBC_CMD29
FBC_CMD30

22 FBC_CMD[30:0]
FBA_CMD0
FBA_CMD1
FBA_CMD2
FBA_CMD3
FBA_CMD4
FBA_CMD5
FBA_CMD6
FBA_CMD7
FBA_CMD8
FBA_CMD9
FBA_CMD10
FBA_CMD11
FBA_CMD12
FBA_CMD13
FBA_CMD14
FBA_CMD15
FBA_CMD16
FBA_CMD17
FBA_CMD18
FBA_CMD19
FBA_CMD20
FBA_CMD21
FBA_CMD22
FBA_CMD23
FBA_CMD24
FBA_CMD25
FBA_CMD26
FBA_CMD27
FBA_CMD28
FBA_CMD29
FBA_CMD30

FBA_D00
FBA_D01
FBA_D02
FBA_D03
FBA_D04
FBA_D05
FBA_D06
FBA_D07
FBA_D08
FBA_D09
FBA_D10
FBA_D11
FBA_D12
FBA_D13
FBA_D14
FBA_D15
FBA_D16
FBA_D17
FBA_D18
FBA_D19
FBA_D20
FBA_D21
FBA_D22
FBA_D23
FBA_D24
FBA_D25
FBA_D26
FBA_D27
FBA_D28
FBA_D29
FBA_D30
FBA_D31
FBA_D32
FBA_D33
FBA_D34
FBA_D35
FBA_D36
FBA_D37
FBA_D38
FBA_D39
FBA_D40
FBA_D41
FBA_D42
FBA_D43
FBA_D44
FBA_D45
FBA_D46
FBA_D47
FBA_D48
FBA_D49
FBA_D50
FBA_D51
FBA_D52
FBA_D53
FBA_D54
FBA_D55
FBA_D56
FBA_D57
FBA_D58
FBA_D59
FBA_D60
FBA_D61
FBA_D62
FBA_D63

FBA_CLK0
FBA_CLK0_N
FBA_CLK1
FBA_CLK1_N
(FBA_DEBUG) FBA_DEBUG0
(NC) FBA_DEBUG1
FB_VREF
FBA_CMD_RFU0
FBA_CMD_RFU1
FBA_WCK01
FBA_WCK01_N
FBA_WCK23
FBA_WCK23_N
FBA_WCK45
FBA_WCK45_N
FBA_WCK67
FBA_WCK67_N
FBA_WCKB01
FBA_WCKB01_N
FBA_WCKB23
FBA_WCKB23_N
FBA_WCKB45
FBA_WCKB45_N
FBA_WCKB67
FBA_WCKB67_N
FB_CLAMP
FB_DLL_AVDD
FBA_PLL_AVDD
FBVDDQ_SENSE
FB_GND_SENSE
FB_CAL_PD_VDDQ
FB_CAL_PU_GND
FB_CALTERM_GND

L28
M29
L29
M28
N31
P29
R29
P28
J28
H29
J29
H28
G29
E31
E32
F30
C34
D32
B33
C33
F33
F32
H33
H32
P34
P32
P31
P33
L31
L34
L32
L33
AG28
AF29
AG29
AF28
AD30
AD29
AC29
AD28
AJ29
AK29
AJ30
AK28
AM29
AM31
AN29
AM30
AN31
AN32
AP30
AP32
AM33
AL31
AK33
AK32
AD34
AD32
AC30
AD33
AF31
AG34
AG32
AG33

VMA_DQ0
VMA_DQ3
VMA_DQ2
VMA_DQ1
VMA_DQ4
VMA_DQ6
VMA_DQ5
VMA_DQ7
VMA_DQ8
VMA_DQ10
VMA_DQ9
VMA_DQ11
VMA_DQ12
VMA_DQ14
VMA_DQ13
VMA_DQ15
VMA_DQ16
VMA_DQ17
VMA_DQ18
VMA_DQ19
VMA_DQ20
VMA_DQ21
VMA_DQ22
VMA_DQ23
VMA_DQ24
VMA_DQ25
VMA_DQ26
VMA_DQ27
VMA_DQ28
VMA_DQ29
VMA_DQ30
VMA_DQ31
VMA_DQ32
VMA_DQ33
VMA_DQ34
VMA_DQ35
VMA_DQ36
VMA_DQ37
VMA_DQ38
VMA_DQ39
VMA_DQ40
VMA_DQ41
VMA_DQ42
VMA_DQ43
VMA_DQ44
VMA_DQ45
VMA_DQ46
VMA_DQ47
VMA_DQ48
VMA_DQ49
VMA_DQ50
VMA_DQ51
VMA_DQ52
VMA_DQ53
VMA_DQ54
VMA_DQ55
VMA_DQ56
VMA_DQ57
VMA_DQ58
VMA_DQ59
VMA_DQ60
VMA_DQ61
VMA_DQ62
VMA_DQ63

R30
R31
AB31
AC31

VMA_CLK0
VMA_CLK0#
VMA_CLK1
VMA_CLK1#

FBB_CMD0 (FBC_CMD25)
FBB_CMD1 (FBC_CMD23)
FBC_CMD2
FBB_CMD3 (FBC_CMD0)
FBB_CMD4 (FBC_CMD10)
FBB_CMD5 (FBC_CMD26)
FBB_CMD6 (FBC_CMD14)
FBC_CMD7
FBB_CMD8 (FBC_CMD1)
FBB_CMD9 (FBC_CMD22)
FBB_CMD10 (FBC_CMD20)
FBB_CMD11 (FBC_CMD24)
FBB_CMD12 (FBC_CMD18)
FBB_CMD13 (FBC_CMD9)
FBB_CMD14 (FBC_CMD29)
FBB_CMD15 (FBC_CMD8)
FBB_CMD16 (FBC_CMD27)
FBB_CMD17 (FBC_CMD15)
FBB_CMD18 (FBC_CMD11)
FBB_CMD19 (FBC_CMD16)
FBB_CMD20 (FBC_CMD28)
FBB_CMD21 (FBC_CMD3)
FBB_CMD22 (FBC_CMD17)
FBB_CMD23 (FBC_CMD5)
FBB_CMD24(FBC_CMD4)
FBB_CMD25 (FBC_CMD21)
FBB_CMD26 (FBC_CMD6)
FBB_CMD27 (FBC_CMD13)
FBB_CMD28 (FBC_CMD19)
FBB_CMD29 (FBC_CMD12)
FBC_CMD30
FBC_CMD31 (NC)

VMC_DM0
VMC_DM1
VMC_DM2
VMC_DM3
VMC_DM4
VMC_DM5
VMC_DM6
VMC_DM7

E11
E3
A3
C9
F23
F27
C30
A24

FBC_DQM0
FBC_DQM1
FBC_DQM2
FBC_DQM3
FBC_DQM4
FBC_DQM5
FBC_DQM6
FBC_DQM7

VMC_WDQS0
VMC_WDQS1
VMC_WDQS2
VMC_WDQS3
VMC_WDQS4
VMC_WDQS5
VMC_WDQS6
VMC_WDQS7

D10
D5
C3
B9
E23
E28
B30
A23

FBC_DQS_WP0
FBC_DQS_WP1
FBC_DQS_WP2
FBC_DQS_WP3
FBC_DQS_WP4
FBC_DQS_WP5
FBC_DQS_WP6
FBC_DQS_WP7

VMC_RDQS0
VMC_RDQS1
VMC_RDQS2
VMC_RDQS3
VMC_RDQS4
VMC_RDQS5
VMC_RDQS6
VMC_RDQS7

D9
E4
B2
A9
D22
D28
A30
B23

TP157
22

VMC_DM[7:0]

22 VMC_WDQS[7:0]

22 VMC_RDQS[7:0]

FBC_D00
FBC_D01
FBC_D02
FBC_D03
FBC_D04
FBC_D05
FBC_D06
FBC_D07
FBC_D08
FBC_D09
FBC_D10
FBC_D11
FBC_D12
FBC_D13
FBC_D14
FBC_D15
FBC_D16
FBC_D17
FBC_D18
FBC_D19
FBC_D20
FBC_D21
FBC_D22
FBC_D23
FBC_D24
FBC_D25
FBC_D26
FBC_D27
FBC_D28
FBC_D29
FBC_D30
FBC_D31
FBC_D32
FBC_D33
FBC_D34
FBC_D35
FBC_D36
FBC_D37
FBC_D38
FBC_D39
FBC_D40
FBC_D41
FBC_D42
FBC_D43
FBC_D44
FBC_D45
FBC_D46
FBC_D47
FBC_D48
FBC_D49
FBC_D50
FBC_D51
FBC_D52
FBC_D53
FBC_D54
FBC_D55
FBC_D56
FBC_D57
FBC_D58
FBC_D59
FBC_D60
FBC_D61
FBC_D62
FBC_D63

G9
E9
G8
F9
F11
G11
F12
G12
G6
F5
E6
F6
F4
G4
E2
F3
C2
D4
D3
C1
B3
C4
B5
C5
A11
C11
D11
B11
D8
A8
C8
B8
F24
G23
E24
G24
D21
E21
G21
F21
G27
D27
G26
E27
E29
F29
E30
D30
A32
C31
C32
B32
D29
A29
C29
B29
B21
C23
A21
C21
B24
C24
B26
C26

VMC_DQ0
VMC_DQ1
VMC_DQ2
VMC_DQ3
VMC_DQ4
VMC_DQ5
VMC_DQ6
VMC_DQ7
VMC_DQ8
VMC_DQ9
VMC_DQ10
VMC_DQ11
VMC_DQ12
VMC_DQ13
VMC_DQ14
VMC_DQ15
VMC_DQ16
VMC_DQ17
VMC_DQ18
VMC_DQ19
VMC_DQ20
VMC_DQ21
VMC_DQ22
VMC_DQ23
VMC_DQ24
VMC_DQ25
VMC_DQ26
VMC_DQ27
VMC_DQ28
VMC_DQ29
VMC_DQ30
VMC_DQ31
VMC_DQ34
VMC_DQ37
VMC_DQ32
VMC_DQ38
VMC_DQ36
VMC_DQ33
VMC_DQ35
VMC_DQ39
VMC_DQ40
VMC_DQ41
VMC_DQ47
VMC_DQ46
VMC_DQ44
VMC_DQ45
VMC_DQ43
VMC_DQ42
VMC_DQ50
VMC_DQ49
VMC_DQ51
VMC_DQ48
VMC_DQ52
VMC_DQ53
VMC_DQ54
VMC_DQ55
VMC_DQ56
VMC_DQ57
VMC_DQ58
VMC_DQ59
VMC_DQ60
VMC_DQ61
VMC_DQ62
VMC_DQ63

FBC_CLK0
FBC_CLK0_N
FBC_CLK1
FBC_CLK1_N

D12
E12
E20
F20

VMC_CLK0
VMC_CLK0#
VMC_CLK1
VMC_CLK1#

(FBC_DEBUG) FBB_DEBUG0
(NC) FBB_DEBUG1

G14
G20

FBC_DEBUG
FBC_DEBUG1

MEMORY I/F C

FBC_DQS_RN0
FBC_DQS_RN1
FBC_DQS_RN2
FBC_DQS_RN3
FBC_DQS_RN4
FBC_DQS_RN5
FBC_DQS_RN6
FBC_DQS_RN7

VMA_CLK0 21
VMA_CLK0# 21
VMA_CLK1 21
VMA_CLK1# 21

15mils width
R28
AC28
H26

D13
E14
F14
A12
B12
C14
B14
G15
F15
E15
D15
A14
D14
A15
B15
C17
D18
E18
F18
A20
B20
C18
B18
G18
G17
F17
D16
A18
D17
A17
B17
E17

FBA_DEBUG
FBA_DEBUG1

R48
R46

EOP@60.4/F_4
EOP@60.4/F_4

+1.5V_GFX

FBB_CMD_RFU0
FBB_CMD_RFU1

TP159
R32
AC32
K31
L30
H34
J34
AG30
AG31
AJ34
AK34
J30
J31
J32
J33
AH31
AJ31
AJ32
AJ33

N13M-GS

N13P- GL

N13P-GS

N13P- PES/ GL

Stuff Ra

Reserve Ra

E1

PS_FB_CLAMP

R385

K27

+FB_PLLAVDD

C67

Ra

R32

FBA_CMD3

R330

EOP@10K/F_4
EOP@10K/F_4

FBA_CMD5

R39

EOP@10K/F_4

FBA_CMD18

R25

EOP@10K/F_4

FBA_CMD19

R335

EOP@10K/F_4

FBC_CMD2

R58

EOP@10K/F_4

FBC_CMD3

R344

EOP@10K/F_4

FBC_CMD5

R55

EOP@10K/F_4

FBC_CMD18

R341

EOP@10K/F_4

FBC_CMD19

R44

EOP@10K/F_4

For Fermi
VMA_DQ[63:0]

VMA_DQ[63:0] 21

VMC_DQ[63:0]

VMC_DQ[63:0] 22

VMC_CLK0 22
VMC_CLK0# 22
VMC_CLK1 22
VMC_CLK1# 22
R57
R54

EOP@60.4/F_4
EOP@60.4/F_4

+1.5V_GFX

C12
C20

FBB_WCK01
FBB_WCK01_N
FBB_WCK23
FBB_WCK23_N
FBB_WCK45
FBB_WCK45_N
FBB_WCK67
FBB_WCK67_N

F8
E8
A5
A6
D24
D25
B27
C27

FBB_WCKB01
FBB_WCKB01_N
FBB_WCKB23
FBB_WCKB23_N
FBB_WCKB45
FBB_WCKB45_N
FBB_WCKB67
FBB_WCKB67_N

D6
D7
C6
B6
F26
E26
A26
A27

FBB_PLL_AVDD

EOP_GS@10K_4

FBA_CMD2

H17 +FB_PLLAVDD

C100

EOP@0.1u/10V_4

PLACE CLOSE TO BALL

EOP@0.1u/10V_4
PLACE CLOSE TO BALL

U27

+FB_PLLAVDD

F1

FBVDDQ_SENSE_NC

F2

FB_GND_SENSE_NC

L4
C45

EOP@N13x

EOP@PBY160808T-30Y-N_6
EOP@22u/6.3V_8

+1.05V_GFX

PLACE CLOSE TO BGA

TP160

J27

FB_CAL_PD_VDDQ

R49

C70
C71
TP161
EOP@40.2/F_4

H27

FB_CAL_PU_GND

R50

EOP@42.2/F_4

H25

FB_CAL_TERM_GND

R52

EOP@51.1/F_4

EOP@0.1u/10V_4
EOP@0.1u/10V_4
+1.5V_GFX
D

PLACE CLOSE TO GPU BALLS

PLACE CLOSE TO BGA

EOP@N13x

Quanta Computer Inc.

20,21,22,42,46 +1.5V_GFX
16,18,20,42 +1.05V_GFX

PROJECT : ZQS 45W


Size

Document Number

Rev
3C

DGPU 2/5 (Memory)


Date:
1

Wednesday, February 08, 2012

17

Sheet
8

of

46

Optimize remove L & C


Pull down 10K (P/N:CS31002FB26)
C470
C467
C477
L27

+1.05V_GFX

L28

+3V_GFX

SP@1u/6.3V_4
EV@0.1u/10V_4
EV@4.7u/6.3V_6

EV@160808-120

50 mA

IFPAB_PLLVDD

EV@160808-0180P
C474
C471
C468
C480

IFPAB_IOVDD
SP@0.1u/10V_4
EV@0.1u/10V_4
EV@1u/6.3V_4
EV@4.7u/6.3V_6
R62

*EV@1K/F_4

U14D

AH8

IFPAB_PLLVDD

320 mAAG8

IFPA_IOVDD

AG9

IFPB_IOVDD

IFPAB_RSET

AJ8

IFPA_TXC_N
IFPA_TXC
IFPA_TXD0_N
IFPA_TXD0
IFPA_TXD1_N
IFPA_TXD1
IFPA_TXD2_N
IFPA_TXD2
IFPA_TXD3_N
IFPA_TXD3

AN6
AM6
AN3
AP3
AM5
AN5
AK6
AL6
AH6
AJ6

IFPB_TXC_N
IFPB_TXC
IFPB_TXD4_N
IFPB_TXD4
IFPB_TXD5_N
IFPB_TXD5
IFPB_TXD6_N
IFPB_TXD6
IFPB_TXD7_N
IFPB_TXD7

AH9
AJ9
AP5
AP6
AL7
AM7
AM8
AN8
AL8
AK8

IFPC_AUX_I2CW_SCL

IFPC_L0
IFPC_L0_N
IFPC_L1
IFPC_L1_N
IFPC_L2
IFPC_L2_N
IFPC_L3
IFPC_L3_N

AG3
AG2
AK1
AJ1
AJ3
AJ2
AH3
AH4
AG5
AG4

IFPD_AUX_I2CX_SCL
IFPD_AUX_I2CX_SDA_N
IFPD_L0
IFPD_L0_N
IFPD_L1
IFPD_L1_N
IFPD_L2
IFPD_L2_N
IFPD_L3
IFPD_L3_N

AK3
AK2
AM1
AM2
AM3
AM4
AL3
AL4
AK4
AK5

IFPE_AUX_I2CY_SCL
IFPE_AUX_I2CY_SDA_N
IFPE_L0
IFPE_L0_N
IFPE_L1
IFPE_L1_N
IFPE_L2
IFPE_L2_N
IFPE_L3
IFPE_L3_N

AB3
AB4
AD2
AD3
AD1
AC1
AC2
AC3
AC4
AC5

IFPF_AUX_I2CZ_SCL
IFPF_AUX_I2CZ_SDA_N
IFPF_L0
IFPF_L0_N
IFPF_L1
IFPF_L1_N
IFPF_L2
IFPF_L2_N
IFPF_L3
IFPF_L3_N

AF3
AF2
AE3
AE4
AF4
AF5
AD4
AD5
AG1
AF1

[IFPA/B_LVDS]

IFPAB_RSET

N13P-GS DIS IFPAB_IOVDD filter component from bead to 4.3ohm resistor.

Optimize remove L & C


Pull down 10K (P/N:CS31002FB26)
EV@SBK160808T-301Y-N_6
L30

+3V_GFX

(1.05V +/- 3% )

+IFPCD_PLLVDD

C479
C472
C475
C469
C483

SP@0.1u/10V_4
EV@1u/6.3V_4
EV@0.1u/10V_4
EV@0.1u/10V_4
EV@4.7u/6.3V_6

C476
C473
C466
C481

+IFPCD_IOVDD
SP@0.1u/10V_4
EV@0.1u/10V_4
EV@1u/6.3V_4
EV@4.7u/6.3V_6

EV@BLM18PG221SN1D
L29

+1.05V_GFX
B

R61

110 mAAF7

IFPC_PLLVDD

AG7

IFPD_PLLVDD

285 mAAF6

IFPC_IOVDD

AG6

IFPD_IOVDD

R67

EV@1K/F_4

IFPC_RSET

AF8

IFPC_RSET

R362

EV@1K/F_4

IFPD_RSET

AN2

IFPD_RSET

EOP@10K/F_4

220 mAAB8

IFPEF_PLLVDD
IFPEF_IOVDD

R60

EOP@10K/F_4

IFPEF_PLLVDD

AC7
AC8

IFPE_IOVDD
IFPF_IOVDD

AD6

IFPEF_RSET

TP162

[IFPC/D_TMDS]IFPC_AUX_I2CW_SDA_N

[IFPE/F_DP]

Optimize remove L & C


Pull down 10K (P/N:CS31002FB26)
C

EV@BLM18PG221SN1D
L26

+3V_GFX

C464
C465
C127

SP@1u/6.3V_4
EV@4.7u/6.3V_6
*EV@0.1u/10V_4

120 mA

+DACA_VDD
C459

EV@0.1u/10V_4

DACA_VREF

R363

EV@124/F_4

DACA_RSET

AG10
AP9
AP8

DACA_VDD

[DACA/B_CRT]

L32

EOP@160808-30Y

NV_PLLVDD
C488

R395
*EOP@0_4

EOP@22u/6.3V_8

AD8

EV_HDMI_DDCCK_C
EV_HDMI_DDCDAT_C

+3V_GFX

AE8

EV@2.2K_4

EV_CRTDCLK

R99

EV@2.2K_4

EV_CRTDDAT

R378

EV@4.7K_4

EV_HDMI_DDCCK_C

R377

EV@4.7K_4

EV_HDMI_DDCDAT_C

23
23
23
23

EV_CRT_RED
EV_CRT_GRN
EV_CRT_BLU

AK9
AL10
AL9

DACA_HSYNC
DACA_VSYNC

AM9
AN9

EV_HSYNC_R
EV_VSYNC_R

R4
R5

EV_CRTDCLK
EV_CRTDDAT

EV_CRT_RED 23
EV_CRT_GRN 23
EV_CRT_BLU 23

DACA_VREF
DACA_RSET

R89
R84

EV@33_4
EV@33_4

EV_CRT_RED

R79

EV@150/F_4

EV_CRT_GRN

R70

EV@150/F_4

EV_CRT_BLU

R75

EV@150/F_4

HSYNC_COM 23
VSYNC_COM 23

EV_CRTDCLK 23
EV_CRTDDAT 23

PLLVDD

16,17,20,42 +1.05V_GFX
16,19,20,41,42 +3V_GFX

C138
EOP@0.1u/10V_4

SP_PLLVDD

R100

EV_HDMI_DDCCK_C 24
EV_HDMI_DDCDAT_C 24
EV_HDMITX2P 24
EV_HDMITX2N 24
EV_HDMITX1P 24
EV_HDMITX1N 24
EV_HDMITX0P 24
EV_HDMITX0N 24
EV_HDMICLK+ 24
EV_HDMICLK- 24
EV_EDP-AUX+
EV_EDP-AUXEV_EDP-ML0+
EV_EDP-ML0-

DACA_RED
DACA_GREEN
DACA_BLUE

I2CA_SCL
I2CA_SDA

+1.05V_GFX

EV_TXLCLK- 23
EV_TXLCLK+ 23
EV_TXLOUT0- 23
EV_TXLOUT0+ 23
EV_TXLOUT1- 23
EV_TXLOUT1+ 23
EV_TXLOUT2- 23
EV_TXLOUT2+ 23

SP_PLLVDD

PLACE CLOSE TO GPU


+1.05V_GFX

L31

EOP@160808-0180P
C484

C147

VID_PLLVDD
C136

AD7

VID_PLLVDD

[XTAL IN]

C137

XTAL_IN
XTAL_OUT
XTAL_OUTBUFF
XTAL_SSIN

H3
H2
J4
H1

CLK_27M_VGA_2
XTALOUT
R379
EOP@10K/F_4
R386
EOP@10K/F_4

Y1
2

Quanta Computer Inc.

EOP@27MHZ

EOP@N13x
EOP@4.7u/6.3V_6
EOP@0.1u/10V_4
EOP@22u/6.3V_8
EOP@0.1u/10V_4

C152
EOP@18P/50V_4

C151
EOP@18P/50V_4

PROJECT : ZQS 45W


Size

Document Number

Date:

W ednesday, February 08, 2012

PLACE CLOSE TO BALLS


1

Rev
3C

DGPU 3/5 (Display)


4

Sheet

18

of
8

46

16,18,20,41,42

+3V_GFX

U14E

+3V_GFX

[MIOA]
R389
EOP_STRAP@45.3K/F_4
STRAP0
STRAP1
STRAP2
STRAP3
STRAP4

R64
EOP_STRAP@10K/F_4

ROM_SI
ROM_SO
ROM_SCLK

R390
EOP_STRAP@4.99K/F_4

R237

0_4
GPU_TRIP#

34

C33
R73 change from 34.8 K to pull down
4.99K for N13P-GS & GT STRAP1. 01/17

ROM_SI
1G Hynix 64Mx16
-->15K PD
1G Micron 64Mx16 -->20K PD
2G Hynix 128Mx16
-->34.8K PD (B-Die)
2G Hynix 128Mx16
-->30.1K PD (D-Die)
2G Micron 128Mx16 -->45.3K PD

[MIOB]

R91
EOP_STRAP@15K/F_4

C12 Change Q47 from 2N7002 to DTC144EUA, change


Q47.2 from +3V_GFX to PEGX_RST#, connect
GPU_TRPI# to Q47, add 0 R142,R237. 12/27

+3V_GFX

C707
0.1u/10V_4

dGPU_ACDC#

R374

EOP@10K/F_4

JTAG_TMS

R352

*EOP@10K/F_4

JTAG_TDI

R357

*EOP@10K/F_4

VGA_OVT#

R372

EOP@10K/F_4

ALERT

R383

EOP@10K/F_4

JTAG_TCK

R59

*EOP@10K/F_4

JTAG_TRST#

R349

EOP@10K/F_4

DGPU_DPST_PWM

R87

*EOP@2K/F_4

TP5
TP62
TP63
TP60
TP61

+3V_GFX

JTAG_TCK
JTAG_TMS
JTAG_TDI
JTAG_TDO
JTAG_TRST#

AM10
AP11
AM11
AP12
AN11

EOP@2.2K_4 N13P_SCL
EOP@2.2K_4 N13P_SDA

R7
R6

EOP@2.2K_4 DGPU_EDIDCLK
R2
EOP@2.2K_4 DGPU_EDIDDATA R3

R375
R376

TP9
TP10

GFx_SCL
GFx_SDA

T4
T3

THERM+
THERM-

K4
K3

JTAG_TCK
JTAG_TMS [MISC_GPIO/I2C/JTAG/THER]
JTAG_TDI
JTAG_TDO
JTAG_TRST_N
I2CB_SCL
I2CB_SDA
I2CC_SCL
I2CC_SDA
I2CS_SCL
I2CS_SDA
THERMDN
THERMDP

P6
M3
L6
P5
P7
L7
M7
N8
M1
M2
L1
M5
N3
M4
N4
P2
R8
M6
R1
P3
P4
P1

GPIO0
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7
GPIO8
GPIO9
GPIO10
GPIO11
GPIO12
GPIO13
GPIO14
GPIO15
GPIO16
GPIO17
GPIO18
GPIO19
GPIO20
GPIO21

Add GPU_TRIP# to EC GPIO47, connect to NV GPIO08. 12/23


GPU_VID4 41
GPU_VID3 41
DGPU_DPST_PWM 23
DGPU_DISP_ON 23
DGPU_LVDS_BLON
23
GPU_VID1 41
GPU_VID2 41

DGPU_DPST_PWM

TP65
dGPU_ACDC#
ALERT

STRAP0
STRAP1
STRAP2
STRAP3
STRAP4

Strap Name

GPU Sku

ROM_SO

TP66

TP7

GPU_VID0

41

R391

GPU_VID5

41

EV_HDMI_HPD 24
GPU_DPRSLPVR 41
EV_eDP_HPD 23

TP68
TP64
TP8
TP67

ROM_SCLK

ROM_SI

J2
J7
J6
J5
J3

[MISC2_ROM]

STRAP0
STRAP1
STRAP2
STRAP3
STRAP4

EOP@40.2K/F_4 J1

MULTISTRAP_REF_GND

ROM_SCLK
R97
ROM_SI
ROM_SO

H4
H6
H5
H7

ROM_SCLK
ROM_CS_N
ROM_SI
ROM_SO

R381

L2

BUFRST_N

EOP@10K_4

EOP_GL@10K_4

dGPU_OVT#

34

N13M-GS

Q24
EOP@2N7002

GPU_VID2
3D VISION
OVERT
ALERT
MEM VREF_CLT
GPU_VID0
PWR_LEVEL
GPU_VID5
HPD_AB
HPD_C
MEM VDD
HPD_D
HPD_E
HPD_F

Value

Stuff R373

STRAP2

GFx SMBus Isolation


GFx_SCL

SMB_ALT_ADDR

ROM_SI

SUB_VENDOR

ROM_SO

VGA_DEVICE

R76
EOP@4.7K_4

Strap Mapping

GPUT_CLK

34

**

Q4
EOP@2N7002

STRAP3

RAM_CFG[3..0]

0010(Hynix 64Mx16)
0110(Hynix 128Mx16)

PCIE_MAX_SPEED

GFx_SDA

+3V_GFX
R77
EOP@4.7K_4
1

Q6
EOP@2N7002
3

Logical
Strapping Bit0

BOM

Pull down 10K

N13P-GS ES

Pull up 10K

N13P-GT ES

Pull up 10K

Pull down 10K

SUB_VENDOR

VGA_DEVICE

0
PCI_DEVID[5]

PEX_PLL_EN_TERM

N13P-GL

Pull down 15K

N13P-GS ES

Pull up 4.99K

N13P-GT ES

Pull up 4.99K

N13M-GS ES

Pull down 10K

RAMCFG[2]

RAMCFG[1]

RAMCFG[0]

Hynix

Samsung

X
Pull down 10K

USER[2]

34

USER[1]

USER[0]

N13P-GL

Pull up 45.3K

N13P-GS ES

Pull up 45.3K

N13P-GT ES

Pull up 45.3K

N13M-GS ES

Pull down 10K

3GIO_PADCFG[3]

3GIO_PADCFG[2]

3GIO_PADCFG[1]

3GIO_PADCFG[0]

N13P-GL

Pull down 45.3K

N13P-GS ES

Pull down 4.99K

N13P-GT ES

Pull down 4.99K

Pull up 10K

PCI_DEVID[2]

1
PCI_DEVID[1]

PCI_DEVID[0]

N13P-GL

Pull up 10K

N13P-GS ES2

Pull down 15K

N13P-GT ES

Pull up 20K

N13M-GS ES

Pull up 10K

SOR3_EXPOSED

SOR2_EXPOSED

SOR1_EXPOSED

SOR0_EXPOSED

N13P-GL

N13P-GS ES

N13P-GT ES

N13M-GS ES

PCI SPEED CHANGE GEN3

PCI_MAX SPEED

RESERVED
GPUT_DATA

Optimus
Pull down 4.99K
Discrete
Pull down 15K
Pull down 10K

0
DP_PLL_VDD33

N13P-GL

Pull down 10K

N13P-GS QS

Pull down 45.3K

N13P-GT QS

Pull down 45.3K

N13M-GS ES

11/8 change for GPU temp detect

STRAP4

Remark :
0 -> 10K PD
1 -> 10K PU

Logical
Strapping Bit1
SMB_ALT_ADDR

PCI_DEVID[3]

N13M-GS Straping table

STRAP[4]

GPU_VID1

N13P- PES

Reserve R373

STRAP[3..0]

LCD_BLEN

FB_0_BAR_SIZE/FB[0]

N13M-GS ES

+3V_GFX

ALERT

LCD_VCC

+3V_GFX

N13P- GL

N13P-GS

ROM_SCLK

LCD_BL_PWM

XCLK_417/FB[1]

USER[3]

STRAP1

Pin Name

GPU_VID3

N13M-GS ES

+3V_GFX

*EOP@10K_4

R373

L3

CEC

Logical
Strapping Bit2

RAMCFG[3]

EOP@N13x

VGA_OVT#

USAGE
GPU CORE_VDD VID4
GPU CORE_VDD VID3
LCD BACKLIGHT PWM
PANEL POWER ENABLE
PANEL BACKLIGHT ENABLE
GPU CORE_VDD VID1
GPU CORE_VDD VID2
3D VISION LEFT/RIGHT VISION
ACTIVE LOW THERMAL OVER TEMP
ACTIVE LOW THERMAL ALERT
MEMMORY VREF CONTROL
GPU CORE_VDD VID0
Power Detect ,HIGH=AC, LOW=DC
GPU CORE_VDD VID5
HOT PLUG DETECT FOR IFPAB
HOT PLUG DETECT FOR IFPC
MEMMORY VDD CONTROL
HOT PLUG DETECT FOR IFPD
HOT PLUG DETECT FOR IFPE
HOT PLUG DETECT FOR IFPF

RESERVE

Logical
Strapping Bit3

PCI_DEVIDE[4]

STRAP0
C

PIN
GPU_VID4

N13P-GL

N13M-GS ES

VGA_OVT#

DGPU_EDIDCLK
DGPU_EDIDDATA

23 DGPU_EDIDCLK
23 DGPU_EDIDDATA

0000
0001
0010
0011
0100
0101
0110
0111

O
O
O
O
O
O
O
O
I/O
I/O
O
O
I
O
I
I
O
I
I
I

0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20/21

N13M-GS STRAP 0-3 Define by RVL 128M*16 Hynix DDR3-> 0X6. 11/08
C03

R63
R65

1000
1001
1010
1011
1100
1101
1110
1111

QCI P/N
QCI STN B/S P/N
Hynix 64x16 900/1G P/N: AKD5LZWTW02 / AKD5LZWTW05
Hynix 128X16 900/2G P/N: AKD5MGWTW00 / AKD5MGWTW03
Micron 64X16 900/1G P/N: AKD5EGSTL00 / X

CRT flicker
B

+3V_GFX

C19
R382 change from 30.1 K to pull down
45.3K for N13P-GS & GT strap4. 01/04

4.99K
10.0K
15.0K
20.0K
24.9K
30.1K
34.8K
45.3K

+3V_GFX

PEGX_RST# 16

R382
EOP_STRAP@45.3K/F_4

Logical Strap Bit Mapping


PU-VDD
PD

0_4

R392
*EOP_STRAP@10K/F_4

R73
EOP_STRAP@4.99K/F_4

(Default: Hynix 2G)

3,36,43

GPIO I/O

R90
*EOP_STRAP@15K/F_4

R66
EOP_STRAP@10K/F_4

GPIO ASSIGNMENTS

R95
*EOP_STRAP@34.8K/F_4

R82
*EOP_STRAP@4.99K/F_4

R388
EOP_STRAP@15K/F_4

R92
EOP_VRAM@30.1K/F_4

SYS_SHDN#

R94
EOP_STRAP@20K/F_4
R387
EOP_STRAP@4.99K/F_4

R96
*EOP_VRAM@4.99K/F_4

Resistor P/N
4.99K---> CS24992FB26
10K ---> CS31002FB26
15K ---> CS31502FB24
20K ---> CS32002FB29
34.8K---> CS33482FB22
45.3K ---> CS34532FB18

Q47
EOP@DTC144EUA
dGPU_ACDC# 1
3 R142

+3V_GFX

dGPU_ALT#

34

Pull down 10K

Quanta Computer Inc.

Q21
EOP@2N7002

PROJECT : ZQS 45W


+3V_GFX

Size

Document Number

Rev
3C

DGPU 4/5 (MIO/GPIO)


Date:
1

Wednesday, February 08, 2012

19

Sheet
8

of

46

U14G

[GPU VDD]

XVDD_001
XVDD_002
XVDD_003
XVDD_004
XVDD_005
XVDD_006
XVDD_007
XVDD_008
XVDD_009
XVDD_010
XVDD_011
XVDD_012
XVDD_013
XVDD_014
XVDD_015
XVDD_016
XVDD_017
XVDD_018
XVDD_019
XVDD_020
XVDD_021
XVDD_022
XVDD_023
XVDD_024
XVDD_025
XVDD_026
XVDD_027
XVDD_028
XVDD_029
XVDD_030
XVDD_031
XVDD_032
XVDD_033
XVDD_034
XVDD_035
XVDD_036
XVDD_037
XVDD_038

EOP@N13x

for meet Power down sequence for +3V_GFX


+VGACORE

D9

EOP@RB500V-40

D10

EOP@RB500V-40

+3V_GFX
+1.5V_GFX

U1
U2
U3
U4
U5
U6
U7
U8
V1
V2
V3
V4
V5
V6
V7
V8
W2
W3
W4
W5
W7
W8
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
AA1
AA2
AA3
AA4
AA5
AA6
AA7
AA8

GND_OPT_1

PLACE UNDER GPU

C89

EOP@4.7u/6.3V_6

C163
C170
C166
C162

EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4

C76

C123

C104

EOP@4.7u/6.3V_6
EOP@4.7u/6.3V_6

C79

C77

C122

C114

EOP@4.7u/6.3V_6

EOP@4.7u/6.3V_6

EOP@4.7u/6.3V_6

C93

EOP@4.7u/6.3V_6

C99

EOP@4.7u/6.3V_6

C106

EOP@4.7u/6.3V_6
EOP@4.7u/6.3V_6

C112

C124

EOP@4.7u/6.3V_6

EOP@4.7u/6.3V_6

EOP@4.7u/6.3V_6

PLACE NEAR GPU

EOP@4.7u/6.3V_6

+VGACORE

C94
C492

C491

C489

EOP@4.7u/25V_8

C490

C519

EOP@4.7u/25V_8
EOP@4.7u/25V_8

C487

C485

EOP@4.7u/25V_8
EOP@4.7u/25V_8

EOP@47u/6.3V_8
EOP@22u/6.3V_8

EOP@330u/2.5V_3528

+3V_GFX
C13 Change R393 from reserve to mount. 12/27

R384
EOP@4.7K_4

C31 Change DGPU_POK4 from +1.05V_GFX to +1.5V_GFX, DGPU_POK2


from +1.5V_GFX to +1.05V_GFX for possibly floating issue.
01/17

DGPU_PGOK-1

+1.5V_GFX

R371

DGPU_POK4

R393
EOP@4.7K_4

+3V

DGPU_PWROK 10
R394
EOP@100K/F_4

EOP@4.7K_4

Q23
EOP@MMBT3904-7-F

Q25
EOP@DTC144EUA
C478
EOP@1000P/50V_4

C463
*EOP@1000P/50V_4

+1.05V_GFX

R364

DGPU_POK2

EOP@4.7K_4
C461
*EOP@1000P/50V_4

Q22
EOP@MMBT3904-7-F

41
+VGACORE
16,17,18,42 +1.05V_GFX
17,21,22,42,46 +1.5V_GFX
16,18,19,41,42 +3V_GFX
3,7,8,9,10,11,13,14,16,23,24,25,26,27,29,33,34,36,37,38,39,40,41,42,43,45,46
+3V

C508
EOP@330u/2V_7343

EOP@1u/6.3V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4

+VGACORE

C98

EOP@4.7u/6.3V_6

EOP@N13x

+VGACORE

C81

C16
W32

C85
C97
C117
C111
C128

+VGACORE

GND_OPT_2

+VGACORE

VDD_001
VDD_002
VDD_003
VDD_004
VDD_005
VDD_006
VDD_007
VDD_008
VDD_009
VDD_010
VDD_011
VDD_012
VDD_013
VDD_014
VDD_015
VDD_016
VDD_017
VDD_018
VDD_019
VDD_020
VDD_021
VDD_022
VDD_023
VDD_024
VDD_025
VDD_026
VDD_027
VDD_028
VDD_029
VDD_030
VDD_031
VDD_032
VDD_033
VDD_034
VDD_035
VDD_036
VDD_037
VDD_038
VDD_039
VDD_040
VDD_041
VDD_042
VDD_043
VDD_044
VDD_045
VDD_046
VDD_047
VDD_048
VDD_049
VDD_050
VDD_051
VDD_052
VDD_053
VDD_054
VDD_055
VDD_056
VDD_057
VDD_058
VDD_059
VDD_060
VDD_061
VDD_062
VDD_063
VDD_064
VDD_065
VDD_066
VDD_067
VDD_068
VDD_069
VDD_070
VDD_071
VDD_072

D2
D31
D33
E10
E22
E25
E5
E7
F28
F7
G10
G13
G16
G19
G2
G22
G25
G28
G3
G30
G32
G33
G5
G7
K2
K28
K30
K32
K33
K5
K7
M13
M15
M17
M18
M20
M22
N12
N14
N16
N19
N2
N21
N23
N28
N30
N32
N33
N5
N7
P13
P15
P17
P18
P20
P22
R12
R14
R16
R19
R21
R23
T13
T15
T17
T18
T2
T20
T22
AG11
T28
T32
T5
T7
U12
U14
U16
U19
U21
U23
V12
V14
V16
V19
V21
V23
W13
W15
W17
W18
W20
W22
W28
Y12
Y14
Y16
Y19
Y21
Y23
AH11

AA12
AA14
AA16
AA19
AA21
AA23
AB13
AB15
AB17
AB18
AB20
AB22
AC12
AC14
AC16
AC19
AC21
AC23
M12
M14
M16
M19
M21
M23
N13
N15
N17
N18
N20
N22
P12
P14
P16
P19
P21
P23
R13
R15
R17
R18
R20
R22
T12
T14
T16
T19
T21
T23
U13
U15
U17
U18
U20
U22
V13
V15
V17
V18
V20
V22
W12
W14
W16
W19
W21
W23
Y13
Y15
Y18
Y17
Y20
Y22

GND_101
GND_102
GND_103
GND_104
GND_105
GND_106
GND_107
GND_108
GND_109
GND_110
GND_111
GND_112
GND_113
GND_114
GND_115
GND_116
GND_117
GND_118
GND_119
GND_120
GND_121
GND_122
GND_123
GND_124
GND_125
GND_126
GND_127
GND_128
GND_129
GND_130
GND_131
GND_132
GND_133
GND_134
GND_135
GND_136
GND_137
GND_138
GND_139
GND_140
GND_141
GND_142
GND_143
GND_144
GND_145
GND_146
GND_147
GND_148
GND_149
GND_150
GND_151
GND_152
GND_153
GND_154
GND_155
GND_156
GND_157
GND_158
GND_159
GND_160
GND_161
GND_162
GND_163
GND_164
GND_165
GND_166
GND_167
GND_168
GND_169
GND_170
GND_171
GND_172
GND_173
GND_174
GND_175
GND_176
GND_177
GND_178
GND_179
GND_180
GND_181
GND_182
GND_183
GND_184
GND_185
GND_186
GND_187
GND_188
GND_189
GND_190
GND_191
GND_192
GND_193
GND_194
GND_195
GND_196
GND_197
GND_198
GND_199
GND_200

[GPU GND]

U14F

GND_1
GND_2
GND_3
GND_4
GND_5
GND_6
GND_7
GND_8
GND_9
GND_10
GND_11
GND_12
GND_13
GND_14
GND_15
GND_16
GND_17
GND_18
GND_19
GND_20
GND_21
GND_22
GND_23
GND_24
GND_25
GND_26
GND_27
GND_28
GND_29
GND_30
GND_31
GND_32
GND_33
GND_34
GND_35
GND_36
GND_37
GND_38
GND_39
GND_40
GND_41
GND_42
GND_43
GND_44
GND_45
GND_46
GND_47
GND_48
GND_49
GND_50
GND_51
GND_52
GND_53
GND_54
GND_55
GND_56
GND_57
GND_58
GND_59
GND_60
GND_61
GND_62
GND_63
GND_64
GND_65
GND_66
GND_67
GND_68
GND_69
GND_70
GND_71
GND_72
GND_73
GND_74
GND_75
GND_76
GND_77
GND_78
GND_79
GND_80
GND_81
GND_82
GND_83
GND_84
GND_85
GND_86
GND_87
GND_88
GND_89
GND_90
GND_91
GND_92
GND_93
GND_94
GND_95
GND_96
GND_97
GND_98
GND_99
GND_100

+VGACORE

A2
AA17
AA18
AA20
AA22
AB12
AB14
AB16
AB19
AB2
AB21
A33
AB23
AB28
AB30
AB32
AB5
AB7
AC13
AC15
AC17
AC18
AA13
AC20
AC22
AE2
AE28
AE30
AE32
AE33
AE5
AE7
AH10
AA15
AH13
AH16
AH19
AH2
AH22
AH24
AH28
AH29
AH30
AH32
AH33
AH5
AH7
AJ7
AK10
AK7
AL12
AL14
AL15
AL17
AL18
AL2
AL20
AL21
AL23
AL24
AL26
AL28
AL30
AL32
AL33
AL5
AM13
AM16
AM19
AM22
AM25
AN1
AN10
AN13
AN16
AN19
AN22
AN25
AN30
AN34
AN4
AN7
AP2
AP33
B1
B10
B22
B25
B28
B31
B34
B4
B7
C10
C13
C19
C22
C25
C28
C7

50 A

C497
EOP@330u/2V_7343

Quanta Computer Inc.


PROJECT : ZQS 45W

Power request
LSR

Size

Document Number

Date:
1

Rev
3C

DGPU 5/5 (Power/Ground)


2

Wednesday, February 08, 2012


7

Sheet

20
8

of

46

17 VMA_DQ[63..0]
17 VMA_DM[7..0]
17 VMA_WDQS[7..0]
17 VMA_RDQS[7..0]

17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17

FBA_CMD9
FBA_CMD11
FBA_CMD8
FBA_CMD25
FBA_CMD10
FBA_CMD24
FBA_CMD22
FBA_CMD7
FBA_CMD21
FBA_CMD6
FBA_CMD29
FBA_CMD23
FBA_CMD28
FBA_CMD20
FBA_CMD4
FBA_CMD14

17
17
17

FBA_CMD12
FBA_CMD27
FBA_CMD26

17
17
17

VMA_CLK0
VMA_CLK0#
FBA_CMD3

17
17
17
17
17

FBA_CMD2
FBA_CMD0
FBA_CMD30
FBA_CMD15
FBA_CMD13

17

FBA_CMD5

M8
H1

VREFCA
VREFDQ

FBA_CMD9
FBA_CMD11
FBA_CMD8
FBA_CMD25
FBA_CMD10
FBA_CMD24
FBA_CMD22
FBA_CMD7
FBA_CMD21
FBA_CMD6
FBA_CMD29
FBA_CMD23
FBA_CMD28
FBA_CMD20
FBA_CMD4
FBA_CMD14

N3
P7
P3
N2
P8
P2
R8
R2
T8
R3
L7
R7
N7
T3
T7
M7

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
A14
A15

FBA_CMD12
FBA_CMD27
FBA_CMD26

M2
N8
M3

VMA_CLK0
VMA_CLK0#
FBA_CMD3

J7
K7
K9

FBA_CMD2
FBA_CMD0
FBA_CMD30
FBA_CMD15
FBA_CMD13

K1
L2
J3
K3
L3

VMA_WDQS1
VMA_RDQS1

F3
G3

VMA_DM1
VMA_DM0

E7
D3

VMA_WDQS0
VMA_RDQS0

C7
B7

FBA_CMD5

T2

VMA_ZQ1

L8

BA0
BA1
BA2

CK
CK
CKE
ODT
CS
RAS
CAS
WE
DQSL
DQSL
DML
DMU
DQSU
DQSU

RESET
ZQ

Should be 240
Ohms +-1%
R29
EOP@243/F_4
J1
L1
J9
L9

NC#J1
NC#L1
NC#J9
NC#L9

VRAM5
DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7

E3
F7
F2
F8
H3
H8
G2
H7

VMA_DQ12
VMA_DQ10
VMA_DQ15
VMA_DQ9
VMA_DQ14
VMA_DQ11
VMA_DQ13
VMA_DQ8

DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7

D7
C3
C8
C2
A7
A2
B8
A3

VMA_DQ5
VMA_DQ3
VMA_DQ6
VMA_DQ0
VMA_DQ4
VMA_DQ2
VMA_DQ7
VMA_DQ1

VDD#B2
VDD#D9
VDD#G7
VDD#K2
VDD#K8
VDD#N1
VDD#N9
VDD#R1
VDD#R9
VDDQ#A1
VDDQ#A8
VDDQ#C1
VDDQ#C9
VDDQ#D2
VDDQ#E9
VDDQ#F1
VDDQ#H2
VDDQ#H9
VSS#A9
VSS#B3
VSS#E1
VSS#G8
VSS#J2
VSS#J8
VSS#M1
VSS#M9
VSS#P1
VSS#P9
VSS#T1
VSS#T9
VSSQ#B1
VSSQ#B9
VSSQ#D1
VSSQ#D8
VSSQ#E2
VSSQ#E8
VSSQ#F9
VSSQ#G1
VSSQ#G9

VREFC_VMA1
VREFD_VMA1

M8
H1

VREFCA
VREFDQ

FBA_CMD9
FBA_CMD11
FBA_CMD8
FBA_CMD25
FBA_CMD10
FBA_CMD24
FBA_CMD22
FBA_CMD7
FBA_CMD21
FBA_CMD6
FBA_CMD29
FBA_CMD23
FBA_CMD28
FBA_CMD20
FBA_CMD4
FBA_CMD14

N3
P7
P3
N2
P8
P2
R8
R2
T8
R3
L7
R7
N7
T3
T7
M7

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
A14
A15

FBA_CMD12
FBA_CMD27
FBA_CMD26

M2
N8
M3

VMA_CLK0
VMA_CLK0#
FBA_CMD3

J7
K7
K9

A1
A8
C1
C9
D2
E9
F1
H2
H9

FBA_CMD2
FBA_CMD0
FBA_CMD30
FBA_CMD15
FBA_CMD13

K1
L2
J3
K3
L3

VMA_WDQS3
VMA_RDQS3

F3
G3

A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

VMA_DM3
VMA_DM2

E7
D3

VMA_WDQS2
VMA_RDQS2

C7
B7

FBA_CMD5

T2

B2
D9
G7
K2
K8
N1
N9
R1
R9

+1.5V_GFX

VMA_ZQ2

BA0
BA1
BA2

CK
CK
CKE
ODT
CS
RAS
CAS
WE

DML
DMU
DQSU
DQSU

RESET
ZQ

R329
EOP@243/F_4
J1
L1
J9
L9

96-BALL
SDRAM DDR3
SP_VRAM@VRAM _DDR3

E3
F7
F2
F8
H3
H8
G2
H7

VMA_DQ25
VMA_DQ26
VMA_DQ31
VMA_DQ29
VMA_DQ24
VMA_DQ28
VMA_DQ27
VMA_DQ30

DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7

D7
C3
C8
C2
A7
A2
B8
A3

VMA_DQ19
VMA_DQ22
VMA_DQ17
VMA_DQ23
VMA_DQ16
VMA_DQ21
VMA_DQ18
VMA_DQ20

VDDQ#A1
VDDQ#A8
VDDQ#C1
VDDQ#C9
VDDQ#D2
VDDQ#E9
VDDQ#F1
VDDQ#H2
VDDQ#H9

DQSL
DQSL

L8

VRAM1
DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7

VDD#B2
VDD#D9
VDD#G7
VDD#K2
VDD#K8
VDD#N1
VDD#N9
VDD#R1
VDD#R9

Should be 240
Ohms +-1%

B1
B9
D1
D8
E2
E8
F9
G1
G9

NC#J1
NC#L1
NC#J9
NC#L9

VSS#A9
VSS#B3
VSS#E1
VSS#G8
VSS#J2
VSS#J8
VSS#M1
VSS#M9
VSS#P1
VSS#P9
VSS#T1
VSS#T9
VSSQ#B1
VSSQ#B9
VSSQ#D1
VSSQ#D8
VSSQ#E2
VSSQ#E8
VSSQ#F9
VSSQ#G1
VSSQ#G9

B2
D9
G7
K2
K8
N1
N9
R1
R9

+1.5V_GFX

A1
A8
C1
C9
D2
E9
F1
H2
H9

17
17
17

VMA_CLK1
VMA_CLK1#
FBA_CMD19

17
17

FBA_CMD18
FBA_CMD16

A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

VREFC_VMA3
VREFD_VMA3

M8
H1

VREFCA
VREFDQ

FBA_CMD9
FBA_CMD11
FBA_CMD8
FBA_CMD25
FBA_CMD10
FBA_CMD24
FBA_CMD22
FBA_CMD7
FBA_CMD21
FBA_CMD6
FBA_CMD29
FBA_CMD23
FBA_CMD28
FBA_CMD20
FBA_CMD4
FBA_CMD14

N3
P7
P3
N2
P8
P2
R8
R2
T8
R3
L7
R7
N7
T3
T7
M7

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
A14
A15

FBA_CMD12
FBA_CMD27
FBA_CMD26

M2
N8
M3

VMA_CLK1
VMA_CLK1#
FBA_CMD19

J7
K7
K9

FBA_CMD18
FBA_CMD16
FBA_CMD30
FBA_CMD15
FBA_CMD13

K1
L2
J3
K3
L3

VMA_WDQS5
VMA_RDQS5

F3
G3

VMA_DM5
VMA_DM4

E7
D3

VMA_WDQS4
VMA_RDQS4

C7
B7

FBA_CMD5

T2

VMA_ZQ3

L8

VMA_CLK0

BA0
BA1
BA2

J1
L1
J9
L9

E3
F7
F2
F8
H3
H8
G2
H7

VMA_DQ41
VMA_DQ44
VMA_DQ42
VMA_DQ45
VMA_DQ47
VMA_DQ46
VMA_DQ40
VMA_DQ43

DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7

D7
C3
C8
C2
A7
A2
B8
A3

VMA_DQ34
VMA_DQ39
VMA_DQ32
VMA_DQ38
VMA_DQ33
VMA_DQ37
VMA_DQ35
VMA_DQ36

CK
CK
CKE
ODT
CS
RAS
CAS
WE
DQSL
DQSL
DML
DMU

VSS#A9
VSS#B3
VSS#E1
VSS#G8
VSS#J2
VSS#J8
VSS#M1
VSS#M9
VSS#P1
VSS#P9
VSS#T1
VSS#T9

DQSU
DQSU

RESET
ZQ

VREFCA
VREFDQ

FBA_CMD9
FBA_CMD11
FBA_CMD8
FBA_CMD25
FBA_CMD10
FBA_CMD24
FBA_CMD22
FBA_CMD7
FBA_CMD21
FBA_CMD6
FBA_CMD29
FBA_CMD23
FBA_CMD28
FBA_CMD20
FBA_CMD4
FBA_CMD14

N3
P7
P3
N2
P8
P2
R8
R2
T8
R3
L7
R7
N7
T3
T7
M7

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
A14
A15

FBA_CMD12
FBA_CMD27
FBA_CMD26

M2
N8
M3

VMA_CLK1
VMA_CLK1#
FBA_CMD19

J7
K7
K9

A1
A8
C1
C9
D2
E9
F1
H2
H9

FBA_CMD18
FBA_CMD16
FBA_CMD30
FBA_CMD15
FBA_CMD13

K1
L2
J3
K3
L3

VMA_WDQS7
VMA_RDQS7

F3
G3

A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

VMA_DM7
VMA_DM6

E7
D3

VMA_WDQS6
VMA_RDQS6

C7
B7

FBA_CMD5

T2

+1.5V_GFX

VMA_ZQ4

J1
L1
J9
L9

17

FBA_CMD17

17

FBA_CMD1

FBA_CMD17

TP1

FBA_CMD1

TP2

DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7

D7
C3
C8
C2
A7
A2
B8
A3

VMA_DQ54
VMA_DQ51
VMA_DQ55
VMA_DQ48
VMA_DQ52
VMA_DQ50
VMA_DQ53
VMA_DQ49

ODT
CS
RAS
CAS
WE

VDDQ#A1
VDDQ#A8
VDDQ#C1
VDDQ#C9
VDDQ#D2
VDDQ#E9
VDDQ#F1
VDDQ#H2
VDDQ#H9

DQSL
DQSL
DML
DMU

VSS#A9
VSS#B3
VSS#E1
VSS#G8
VSS#J2
VSS#J8
VSS#M1
VSS#M9
VSS#P1
VSS#P9
VSS#T1
VSS#T9

DQSU
DQSU

RESET
ZQ

VSSQ#B1
VSSQ#B9
VSSQ#D1
VSSQ#D8
VSSQ#E2
VSSQ#E8
VSSQ#F9
VSSQ#G1
VSSQ#G9

NC#J1
NC#L1
NC#J9
NC#L9

VREFD_VMA1

R337
160/F_4

C26
EOP@0.1u/10V_4

+1.5V_GFX

A1
A8
C1
C9
D2
E9
F1
H2
H9

A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9
B1
B9
D1
D8
E2
E8
F9
G1
G9

+1.5V_GFX

R333
EOP@1.33K/F_4

VREFC_VMA3

VREFD_VMA3

C22
EOP@0.1u/10V_4

R27

Fermi : DDR3 Change to 160 ohm


1 : CS11602FB00 ,RES CHIP 160 1/16W +-1%(0402)
2 : CS11622FB07 ,RES CHIP 162 1/16W +-1%(0402)

EOP@1.33K/F_4

B2
D9
G7
K2
K8
N1
N9
R1
R9

96-BALL
SDRAM DDR3
SP_VRAM@VRAM _DDR3

VMA_CLK1#

EOP@1.33K/F_4

VMA_DQ58
VMA_DQ59
VMA_DQ60
VMA_DQ61
VMA_DQ63
VMA_DQ57
VMA_DQ62
VMA_DQ56

VMA_CLK1

C381
R31

E3
F7
F2
F8
H3
H8
G2
H7

R28
EOP@1.33K/F_4

VMA_CLK0#

EOP@0.1u/10V_4

CK
CK
CKE

+1.5V_GFX

For sDDR3
VREFC_VMA1

DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7

VDD#B2
VDD#D9
VDD#G7
VDD#K2
VDD#K8
VDD#N1
VDD#N9
VDD#R1
VDD#R9

R338
EOP@243/F_4

R30
EOP@1.33K/F_4

R331

L8

BA0
BA1
BA2

Should be 240
Ohms +-1%

B1
B9
D1
D8
E2
E8
F9
G1
G9

VSSQ#B1
VSSQ#B9
VSSQ#D1
VSSQ#D8
VSSQ#E2
VSSQ#E8
VSSQ#F9
VSSQ#G1
VSSQ#G9

NC#J1
NC#L1
NC#J9
NC#L9

M8
H1

B2
D9
G7
K2
K8
N1
N9
R1
R9

VDDQ#A1
VDDQ#A8
VDDQ#C1
VDDQ#C9
VDDQ#D2
VDDQ#E9
VDDQ#F1
VDDQ#H2
VDDQ#H9

VREFC_VMA3
VREFD_VMA3

96-BALL
SDRAM DDR3
SP_VRAM@VRAM _DDR3

R336
160/F_4

Fermi : DDR3 Change to 160 ohm


1 : CS11602FB00 ,RES CHIP 160 1/16W +-1%(0402)
2 : CS11622FB07 ,RES CHIP 162 1/16W +-1%(0402)

DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7

VDD#B2
VDD#D9
VDD#G7
VDD#K2
VDD#K8
VDD#N1
VDD#N9
VDD#R1
VDD#R9

R26
EOP@243/F_4

+1.5V_GFX

R332
EOP@1.33K/F_4

VRAM6

Should be 240
Ohms +-1%

B1
B9
D1
D8
E2
E8
F9
G1
G9

96-BALL
SDRAM DDR3
SP_VRAM@VRAM _DDR3

+1.5V_GFX

For sDDR3

CHANNEL A: 256MB/512MB DDR3

VRAM2
VREFC_VMA1
VREFD_VMA1

EOP@1.33K/F_4

R334

C386
EOP@0.1u/10V_4

EOP@1.33K/F_4

+1.5V_GFX
+1.5V_GFX

+1.5V_GFX
+1.5V_GFX
C387
C23
C384
C25

EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4

C393
C21
C388
C41
C27
C395

EOP@10u/6.3V_8
EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4

Samsung 900MHz 1G AKD5LGHT500

+1.5V_GFX

C427

EOP@10u/6.3V_8

C392

EOP@10u/6.3V_8

C20
C389
C429

EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4

C397

EOP@10u/6.3V_8

C17

EOP@10u/6.3V_8
EOP@10u/6.3V_8

EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4

EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4

C83

C42
C43
C19
C400

C391
C390
C394

C382
C380
C88

EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4

C24
C379

EOP@0.1u/10V_4
EOP@0.1u/10V_4

17,20,22,42,46 +1.5V_GFX

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

DGPU Memory 1/2 (DDR3)


Date:
5

Wednesday, February 08, 2012

Sheet
1

21

of

46

17 VMC_DQ[63..0]
17 VMC_DM[7..0]
17 VMC_WDQS[7..0]
17 VMC_RDQS[7..0]

17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17

FBC_CMD9
FBC_CMD11
FBC_CMD8
FBC_CMD25
FBC_CMD10
FBC_CMD24
FBC_CMD22
FBC_CMD7
FBC_CMD21
FBC_CMD6
FBC_CMD29
FBC_CMD23
FBC_CMD28
FBC_CMD20
FBC_CMD4
FBC_CMD14

17
17
17

FBC_CMD12
FBC_CMD27
FBC_CMD26

17
17
17

VMC_CLK0
VMC_CLK0#
FBC_CMD3

17
17
17
17
17

FBC_CMD2
FBC_CMD0
FBC_CMD30
FBC_CMD15
FBC_CMD13

17

FBC_CMD5

VRAM4

VREFC_VMC1
VREFD_VMC1

M8
H1

VREFCA
VREFDQ

FBC_CMD9
FBC_CMD11
FBC_CMD8
FBC_CMD25
FBC_CMD10
FBC_CMD24
FBC_CMD22
FBC_CMD7
FBC_CMD21
FBC_CMD6
FBC_CMD29
FBC_CMD23
FBC_CMD28
FBC_CMD20
FBC_CMD4
FBC_CMD14

N3
P7
P3
N2
P8
P2
R8
R2
T8
R3
L7
R7
N7
T3
T7
M7

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
A14
A15

FBC_CMD12
FBC_CMD27
FBC_CMD26

M2
N8
M3

VMC_CLK0
VMC_CLK0#
FBC_CMD3

J7
K7
K9

FBC_CMD2
FBC_CMD0
FBC_CMD30
FBC_CMD15
FBC_CMD13

K1
L2
J3
K3
L3

VMC_WDQS0
VMC_RDQS0

F3
G3

VMC_DM0
VMC_DM2

E7
D3

VMC_WDQS2
VMC_RDQS2

C7
B7

FBC_CMD5

T2

VMC_ZQ1

L8

BA0
BA1
BA2

CK
CK
CKE
ODT
CS
RAS
CAS
WE

VMC_DQ4
VMC_DQ2
VMC_DQ5
VMC_DQ0
VMC_DQ7
VMC_DQ1
VMC_DQ6
VMC_DQ3

DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7

D7
C3
C8
C2
A7
A2
B8
A3

VMC_DQ19
VMC_DQ20
VMC_DQ18
VMC_DQ23
VMC_DQ16
VMC_DQ22
VMC_DQ17
VMC_DQ21

VDDQ#A1
VDDQ#A8
VDDQ#C1
VDDQ#C9
VDDQ#D2
VDDQ#E9
VDDQ#F1
VDDQ#H2
VDDQ#H9

DQSL
DQSL
DML
DMU

VSS#A9
VSS#B3
VSS#E1
VSS#G8
VSS#J2
VSS#J8
VSS#M1
VSS#M9
VSS#P1
VSS#P9
VSS#T1
VSS#T9

DQSU
DQSU

RESET
ZQ

VSSQ#B1
VSSQ#B9
VSSQ#D1
VSSQ#D8
VSSQ#E2
VSSQ#E8
VSSQ#F9
VSSQ#G1
VSSQ#G9

R347
EOP@243/F_4
J1
L1
J9
L9

E3
F7
F2
F8
H3
H8
G2
H7

VDD#B2
VDD#D9
VDD#G7
VDD#K2
VDD#K8
VDD#N1
VDD#N9
VDD#R1
VDD#R9

Should be 240
Ohms +-1%

DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7

NC#J1
NC#L1
NC#J9
NC#L9

VRAM3

VREFC_VMC1
VREFD_VMC1

M8
H1

VREFCA
VREFDQ

FBC_CMD9
FBC_CMD11
FBC_CMD8
FBC_CMD25
FBC_CMD10
FBC_CMD24
FBC_CMD22
FBC_CMD7
FBC_CMD21
FBC_CMD6
FBC_CMD29
FBC_CMD23
FBC_CMD28
FBC_CMD20
FBC_CMD4
FBC_CMD14

N3
P7
P3
N2
P8
P2
R8
R2
T8
R3
L7
R7
N7
T3
T7
M7

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
A14
A15

FBC_CMD12
FBC_CMD27
FBC_CMD26

M2
N8
M3

VMC_CLK0
VMC_CLK0#
FBC_CMD3

J7
K7
K9

A1
A8
C1
C9
D2
E9
F1
H2
H9

FBC_CMD2
FBC_CMD0
FBC_CMD30
FBC_CMD15
FBC_CMD13

K1
L2
J3
K3
L3

VMC_WDQS1
VMC_RDQS1

F3
G3

A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

VMC_DM1
VMC_DM3

E7
D3

VMC_WDQS3
VMC_RDQS3

C7
B7

FBC_CMD5

T2

B2
D9
G7
K2
K8
N1
N9
R1
R9

B1
B9
D1
D8
E2
E8
F9
G1
G9

+1.5V_GFX

VMC_ZQ2

BA0
BA1
BA2

CK
CK
CKE
ODT
CS
RAS
CAS
WE
DQSL
DQSL
DML
DMU
DQSU
DQSU

RESET

L8

ZQ

Should be 240
Ohms +-1%
R56
EOP@243/F_4
J1
L1
J9
L9

96-BALL
SDRAM DDR3
SP_VRAM@VRAM _DDR3

NC#J1
NC#L1
NC#J9
NC#L9

DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7

E3
F7
F2
F8
H3
H8
G2
H7

VMC_DQ13
VMC_DQ9
VMC_DQ12
VMC_DQ11
VMC_DQ15
VMC_DQ8
VMC_DQ14
VMC_DQ10

DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7

D7
C3
C8
C2
A7
A2
B8
A3

VMC_DQ27
VMC_DQ29
VMC_DQ26
VMC_DQ28
VMC_DQ24
VMC_DQ30
VMC_DQ25
VMC_DQ31

VDD#B2
VDD#D9
VDD#G7
VDD#K2
VDD#K8
VDD#N1
VDD#N9
VDD#R1
VDD#R9
VDDQ#A1
VDDQ#A8
VDDQ#C1
VDDQ#C9
VDDQ#D2
VDDQ#E9
VDDQ#F1
VDDQ#H2
VDDQ#H9
VSS#A9
VSS#B3
VSS#E1
VSS#G8
VSS#J2
VSS#J8
VSS#M1
VSS#M9
VSS#P1
VSS#P9
VSS#T1
VSS#T9
VSSQ#B1
VSSQ#B9
VSSQ#D1
VSSQ#D8
VSSQ#E2
VSSQ#E8
VSSQ#F9
VSSQ#G1
VSSQ#G9

B2
D9
G7
K2
K8
N1
N9
R1
R9

+1.5V_GFX

A1
A8
C1
C9
D2
E9
F1
H2
H9

17
17
17

VMC_CLK1
VMC_CLK1#
FBC_CMD19

17
17

FBC_CMD18
FBC_CMD16

A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

VREFC_VMC3
VREFD_VMC3

M8
H1

VREFCA
VREFDQ

FBC_CMD9
FBC_CMD11
FBC_CMD8
FBC_CMD25
FBC_CMD10
FBC_CMD24
FBC_CMD22
FBC_CMD7
FBC_CMD21
FBC_CMD6
FBC_CMD29
FBC_CMD23
FBC_CMD28
FBC_CMD20
FBC_CMD4
FBC_CMD14

N3
P7
P3
N2
P8
P2
R8
R2
T8
R3
L7
R7
N7
T3
T7
M7

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
A14
A15

FBC_CMD12
FBC_CMD27
FBC_CMD26

M2
N8
M3

VMC_CLK1
VMC_CLK1#
FBC_CMD19

J7
K7
K9

FBC_CMD18
FBC_CMD16
FBC_CMD30
FBC_CMD15
FBC_CMD13

K1
L2
J3
K3
L3

VMC_WDQS5
VMC_RDQS5

F3
G3

VMC_DM5
VMC_DM6

E7
D3

VMC_WDQS6
VMC_RDQS6

C7
B7

FBC_CMD5

T2

VMC_ZQ3

VMC_CLK0

ODT
CS
RAS
CAS
WE
DQSL
DQSL

RESET
ZQ

NC#J1
NC#L1
NC#J9
NC#L9

VMC_DQ41
VMC_DQ44
VMC_DQ46
VMC_DQ43
VMC_DQ47
VMC_DQ45
VMC_DQ40
VMC_DQ42

DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7

D7
C3
C8
C2
A7
A2
B8
A3

VMC_DQ48
VMC_DQ52
VMC_DQ49
VMC_DQ54
VMC_DQ50
VMC_DQ55
VMC_DQ51
VMC_DQ53

VREFC_VMC3
VREFD_VMC3

M8
H1

VREFCA
VREFDQ

FBC_CMD9
FBC_CMD11
FBC_CMD8
FBC_CMD25
FBC_CMD10
FBC_CMD24
FBC_CMD22
FBC_CMD7
FBC_CMD21
FBC_CMD6
FBC_CMD29
FBC_CMD23
FBC_CMD28
FBC_CMD20
FBC_CMD4
FBC_CMD14

N3
P7
P3
N2
P8
P2
R8
R2
T8
R3
L7
R7
N7
T3
T7
M7

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
A14
A15

FBC_CMD12
FBC_CMD27
FBC_CMD26

M2
N8
M3

VMC_CLK1
VMC_CLK1#
FBC_CMD19

J7
K7
K9

A1
A8
C1
C9
D2
E9
F1
H2
H9

FBC_CMD18
FBC_CMD16
FBC_CMD30
FBC_CMD15
FBC_CMD13

K1
L2
J3
K3
L3

VMC_WDQS4
VMC_RDQS4

F3
G3

A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

VMC_DM4
VMC_DM7

E7
D3

VMC_WDQS7
VMC_RDQS7

C7
B7

FBC_CMD5

T2

B2
D9
G7
K2
K8
N1
N9
R1
R9

VSS#A9
VSS#B3
VSS#E1
VSS#G8
VSS#J2
VSS#J8
VSS#M1
VSS#M9
VSS#P1
VSS#P9
VSS#T1
VSS#T9

DQSU
DQSU

J1
L1
J9
L9

E3
F7
F2
F8
H3
H8
G2
H7

VDDQ#A1
VDDQ#A8
VDDQ#C1
VDDQ#C9
VDDQ#D2
VDDQ#E9
VDDQ#F1
VDDQ#H2
VDDQ#H9

DML
DMU

R45
EOP@243/F_4

DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7

VDD#B2
VDD#D9
VDD#G7
VDD#K2
VDD#K8
VDD#N1
VDD#N9
VDD#R1
VDD#R9

CK
CK
CKE

Should be 240
Ohms +-1%

B1
B9
D1
D8
E2
E8
F9
G1
G9

VRAM7

BA0
BA1
BA2

L8

96-BALL
SDRAM DDR3
SP_VRAM@VRAM _DDR3
+1.5V_GFX

For sDDR3

CHANNEL B: 256MB/512MB DDR3

VRAM8

+1.5V_GFX

B1
B9
D1
D8
E2
E8
F9
G1
G9

VSSQ#B1
VSSQ#B9
VSSQ#D1
VSSQ#D8
VSSQ#E2
VSSQ#E8
VSSQ#F9
VSSQ#G1
VSSQ#G9

VMC_ZQ4

96-BALL
SDRAM DDR3
SP_VRAM@VRAM _DDR3

R68
EOP@1.33K/F_4

EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4

VREFD_VMC1

DQSL
DQSL
DML
DMU

VSS#A9
VSS#B3
VSS#E1
VSS#G8
VSS#J2
VSS#J8
VSS#M1
VSS#M9
VSS#P1
VSS#P9
VSS#T1
VSS#T9

DQSU
DQSU

RESET
ZQ

VSSQ#B1
VSSQ#B9
VSSQ#D1
VSSQ#D8
VSSQ#E2
VSSQ#E8
VSSQ#F9
VSSQ#G1
VSSQ#G9

NC#J1
NC#L1
NC#J9
NC#L9

B2
D9
G7
K2
K8
N1
N9
R1
R9

+1.5V_GFX

A1
A8
C1
C9
D2
E9
F1
H2
H9

A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9
B1
B9
D1
D8
E2
E8
F9
G1
G9

+1.5V_GFX

R342
EOP@1.33K/F_4

VREFC_VMC3

R346

C453
EOP@0.1u/10V_4

EOP@1.33K/F_4

R72

Fermi : DDR3 Change to 160 ohm


1 : CS11602FB00 ,RES CHIP 160 1/16W +-1%(0402)
2 : CS11622FB07 ,RES CHIP 162 1/16W +-1%(0402)

C148
EOP@0.1u/10V_4

VREFD_VMC3

EOP@1.33K/F_4

EOP@10u/6.3V_8
EOP@10u/6.3V_8

C456

EOP@1u/10V_4

C54
C437
C410

EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4

+1.5V_GFX
C378
C458
C150
C460
C434
C417
C405
C28

17

+1.5V_GFX
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4
EOP@0.1u/10V_4

C51
C49
C47
C29
C131
C404
C462
C46

17

EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4
EOP@1u/10V_4

FBC_CMD17
FBC_CMD1

FBC_CMD17

TP3

FBC_CMD1

TP4

C73
EOP@0.1u/10V_4

R51
EOP@1.33K/F_4

C423
EOP@0.1u/10V_4

R343
EOP@1.33K/F_4

17,20,21,42,46 +1.5V_GFX

Quanta Computer Inc.


PROJECT : ZQS 45W
Samsung 900MHz 1G AKD5LGHT500

Size

Document Number

Rev
3C

DGPU Memory 2/2 (DDR3)


Date:

VMC_DQ59
VMC_DQ61
VMC_DQ58
VMC_DQ63
VMC_DQ57
VMC_DQ62
VMC_DQ56
VMC_DQ60

VDDQ#A1
VDDQ#A8
VDDQ#C1
VDDQ#C9
VDDQ#D2
VDDQ#E9
VDDQ#F1
VDDQ#H2
VDDQ#H9

R47
EOP@1.33K/F_4

+1.5V_GFX

C153
C144
C101
C18

D7
C3
C8
C2
A7
A2
B8
A3

VMC_CLK1#

Fermi : DDR3 Change to 160 ohm


1 : CS11602FB00 ,RES CHIP 160 1/16W +-1%(0402)
2 : CS11622FB07 ,RES CHIP 162 1/16W +-1%(0402)

C443

DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7

R340
160/F_4
VREFC_VMC1

+1.5V_GFX

VMC_DQ34
VMC_DQ36
VMC_DQ32
VMC_DQ39
VMC_DQ37
VMC_DQ35
VMC_DQ38
VMC_DQ33

96-BALL
SDRAM DDR3
SP_VRAM@VRAM _DDR3

VMC_CLK1

For sDDR3

VMC_CLK0#

C113

ODT
CS
RAS
CAS
WE

+1.5V_GFX

R350
160/F_4

CK
CK
CKE

R53
EOP@243/F_4
J1
L1
J9
L9

E3
F7
F2
F8
H3
H8
G2
H7

VDD#B2
VDD#D9
VDD#G7
VDD#K2
VDD#K8
VDD#N1
VDD#N9
VDD#R1
VDD#R9

Should be 240
Ohms +-1%

+1.5V_GFX

R345
EOP@1.33K/F_4

L8

BA0
BA1
BA2

DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7

Wednesday, February 08, 2012

Sheet
1

22

of

46

C531

CRT

0.1u/10V_4

F1
2

+5V

From PCH
INT_CRT_RED

INT_CRT_GRN

INT_CRT_BLU

7
7

INT_VSYNC
INT_HSYNC

CRTVDD5

IOP@0_4

CRT_RED_COM

L14

BLM18BA750SN1D/0.3A/75ohm_6

CRT_R1

R348

IOP@0_4

CRT_GRN_COM

L12

BLM18BA750SN1D/0.3A/75ohm_6

CRT_G1

R351

IOP@0_4

CRT_BLU_COM

L10

BLM18BA750SN1D/0.3A/75ohm_6

CRT_B1

R83
R88

IOP@0_4
IOP@0_4

VSYNC_COM
HSYNC_COM

R137
R138

7 INT_CRT_DDCDAT
7 INT_CRT_DDCCLK

SSM22LLPT

SMD1206P110TFT/1.1A_1206

R356

IOP@0_4
IOP@0_4

R148

R143

R140

C233

C226

C215

C214

C225

C232

150/F_4

150/F_4

150/F_4

10p/50V_4

10p/50V_4

10p/50V_4

10p/50V_4

10p/50V_4

10p/50V_4

CN13
CRT

6
1
7
2
8
3
9
4
10
5

CRT_DDCDAT_COM
CRT_DDCCLK_COM

11

CRT_11

12

DDCDAT_1

13

CRTHSYNC

14

CRTVSYNC

15

DDCCLK_1

TP163

17

D11

16

DIS.VGA-->EV@ + EOP@
Optimize-->IOP@ + EOP@
UMA-->IV@ + IOP@
Special-->SP@

From EXT VGA

18 EV_CRT_RED

R78

EV@0_4

CRT_RED_COM

R69

EV@0_4

CRT_GRN_COM

R74

EV@0_4

CRT_BLU_COM

+3V
C218

18 EV_CRT_GRN

U18
CRTVDD5

CRT_BYP

7
8

0.1u/10V_4

18 EV_CRT_BLU

C537
VSYNC_COM
HSYNC_COM

18 VSYNC_COM
18 HSYNC_COM

0.22u/25V_6

VCC_SYNC

SYNC_OUT2
SYNC_OUT1

VCC_DDC
BYP

+3V

SYNC_IN2
SYNC_IN1

VCC_VIDEO

16
14

R428
R427

CRT_VSYNC2
CRT_HSYNC2

*SHORT_4
*SHORT_4

CRTVSYNC
CRTHSYNC

VSYNC_COM
HSYNC_COM

15
13

C228
R130
R131

18 EV_CRTDDAT
18 EV_CRTDCLK

EV@0_4
EV@0_4

CRT_DDCDAT_COM
CRT_DDCCLK_COM

CRTVDD5

+3V

R419
CRT_R1
CRT_G1
CRT_B1

0.1u/10V_4

3
4
5

VIDEO_1
VIDEO_2
VIDEO_3

DDC_IN1
DDC_IN2
DDC_OUT1
DDC_OUT2

GND

10
11

CRT_DDCCLK_COM
CRT_DDCDAT_COM

9
12

DDCCLK_1
DDCDAT_1

R422
R423

IOP@2.7K_4
IOP@2.7K_4

2.7K_4

C533

0.1u/10V_4

CRTVDD5

C203

10p/50V_4

CRTVSYNC

C210

10p/50V_4

CRTHSYNC

C192

*10p/50V_4

DDCCLK_1

C213

*10p/50V_4

DDCDAT_1

R426
2.7K_4

CM2009-02QR

LVDS & eDP


From PCH
RP22

INT_LVDS_EDIDCLK
INT_LVDS_EDIDDATA

7 INT_LVDS_EDIDCLK
7 INT_LVDS_EDIDDATA

RP1

7 INT_TXLCLKOUT+
7 INT_TXLCLKOUT7 INT_TXLOUT0+
7 INT_TXLOUT07 INT_TXLOUT1+
7 INT_TXLOUT17 INT_TXLOUT2+
7 INT_TXLOUT2-

RP5
RP3
RP7

LCD Power

From EXT VGA

4
2

3 IOP@0_4P2R
1

4
2
4
2
4
2
4
2

3
1
3
1
3
1
3
1

IOP@0_4P2R
IOP@0_4P2R
IOP@0_4P2R
IOP@0_4P2R

LVDS_EDIDCLK_CON
LVDS_EDIDDATA_CON

RP21 4
2

3 EV@0_4P2R
1

TXLCLKOUT+_CON
TXLCLKOUT-_CON
TXLOUT0+_CON
TXLOUT0-_CON
TXLOUT1+_CON
TXLOUT1-_CON
TXLOUT2+_CON
TXLOUT2-_CON

RP2

3
1
3
1
3
1
3
1

4
2
4
2
4
2
4
2

RP6
RP4
RP8

19 DGPU_DPST_PWM
DGPU_EDIDCLK
DGPU_EDIDDATA

EV@0_4P2R

19
19

34

EV_TXLCLK+ 18
EV_TXLCLK- 18
EV_TXLOUT0+ 18
EV_TXLOUT0- 18
EV_TXLOUT1+ 18
EV_TXLOUT1- 18
EV_TXLOUT2+ 18
EV_TXLOUT2- 18

EV@0_4P2R
EV@0_4P2R
EV@0_4P2R

CONTRAST

7 INT_LVDS_BRIGHT

R86

*0_4

R126

EV@0_4

+3V

R152

IOP@0_4

LVDS_BRIGHT
C34

U1

1u/6.3V_4
R33

9
9

*RFCMF1632100M3T/200mA/90ohm
USBP8+_R
3 3
4 4
USBP8-_R
2
1
2
1

USBP8+
USBP8-

0_4

L3
R34

7 INT_LVDS_DIGON
19 DGPU_DISP_ON

R35

IOP@0_4

R36

EV@0_4

+3V

R443
R442

IOP@2.2K_4

OUT

IN

GND

ON/OFF

GND

LCDVCC

1
2

C11

C31

C9

C6

*0.1u/10V_4

*2.2u/10V_8

0.1u/10V_4

0.01u/25V_4

C33
22u/6.3V_8

G5243AT11U

0_4

R37

Enable/Disable LVDS
Pull Up--->Enable
NC-->Disable

IN

100K_4

INT_LVDS_EDIDDATA
INT_LVDS_EDIDCLK

+3V

VIN

IOP@2.2K_4
C10

+1.05V

C13

0.1u/10V_4

1000p/50V_4

EDP-ML0+_R
EDP-ML0-_R

2
3

0_4

IV & Optimize-->0 ohm


EV-->10K ohm

+3VPCU
C10 Change R328 from 47 to 0. 12/27

2
3

1
4

VIN

EDP-ML0+_CON
EDP-ML0-_CON

1
4

R328

*DLW21HN900SQ2L/330mA/90ohm
R12
0_4
R17

C375
R23
*SHORT_8

0_4

EV@0_4

R24
*SHORT_8

EDP-AUX+_CON
EDP-AUX-_CON

EM-6781-T3: AL006781000
APX9132H AI-TRG: AL009132001
AH9249NTR-G1: AL009249000

INVCC0

RP11

1
3

IOP@0_4P2R
IOP@0_4P2R

C4
C7

0.1u/10V_4
0.1u/10V_4

EDP-ML0+_R
EDP-ML0-_R

EDP-ML0+_CON
EDP-ML0-_CON

COM_EDP-AUX+
COM_EDP-AUX-

C12
C15

0.1u/10V_4
0.1u/10V_4

EDP-AUX+_R
EDP-AUX-_R

EDP-AUX+_CON
EDP-AUX-_CON
TXLCLKOUT+_CON
TXLCLKOUT-_CON
TXLOUT0+_CON
TXLOUT0-_CON

From EXT VGA


18 EV_EDP-ML0+
18 EV_EDP-ML018 EV_EDP-AUX+
18 EV_EDP-AUX-

RP10

4
2

3 EV@0_4P2R
1

COM_EDP-ML0+
COM_EDP-ML0-

RP12

4
2

3 EV@0_4P2R
1

COM_EDP-AUX+
COM_EDP-AUX-

TXLOUT1+_CON
TXLOUT1-_CON
TXLOUT2+_CON
TXLOUT2-_CON
LVDS_EDIDDATA_CON
LVDS_EDIDCLK_CON
eDP-HPD
LVDS_BRIGHT
BL_ON

+3V
C16

C14

R11
BLM15AG121SS1/0.5A/120ohm_4
+3V

*1u/6.3V_4

*1u/6.3V_4
LCDVCC
R21
EV@100K_4

R15
*EV@100K_4

C5

COM_EDP-AUX+
COM_EDP-AUX-

EDP-AUX+_R
EDP-AUX-_R

10

C8
*1u/6.3V_4

+3V

CCD +3V-current budget 0.2A


R14
EV@100K_4

R20
EV@100K_4

R22
*EV@100K_4

CABLE_ID
CCD_PWR

CABLE_ID

*1u/6.3V_4

R16
EV@100K_4

27

USBP8-_R
USBP8+_R

CCD-USB
MIC2_INTL1

ADOGND

G_6

40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1

0923

Backlight Control

+3VPCU

R40
*100K_4

G_4
+3V

LID591#

10K_4
BL_ON

10K_4

34

D1
BAS316

R38
R7

LID591#

LID591#,EC intrnal PU

EDP-AUX+
EDP-AUX-

2
4

COM_EDP-ML0+
COM_EDP-ML0-

3
3

RP9

1
3

BL#
7 INT_LVDS_BLON
19 DGPU_LVDS_BLON

R13

IOP@0_4

R10

EV@0_4

Q3
2N7002K

EC_FPBACK#

34

Q2
DTC144EUA

G_1
R18

Q1
2N7002K

100K_4

G_0

From PCH
2
4

G_5

CN1

0.8A

D8
*VPORT_6

*DLW21HN900SQ2L/330mA/90ohm
R19
0_4

EDP-ML0+
EDP-ML0-

HE1
APX9132H AI

1
4

1
4

2
3

2
3

LID591#

L2
EDP-AUX+_R
EDP-AUX-_R

R321
100K_4

3
3

0_6
0.1u/10V_4

eDP-HPD

Q20
IOP@2N7002E

SP@0_4

R324

R8
L1

R320

C30

4.7u/25V_8

IOP@1K_4

19 EV_eDP_HPD

Lid Switch (Hall sensor)

C32

1000p/50V_4

R325

3 INT_eDP_HPD_Q

GS12401-1011-40P-R-NH

3,7,8,9,10,11,13,14,16,20,24,25,26,27,29,33,34,36,37,38,39,40,41,42,43,45,46
+3V
8,11,24,26,27,33,36,43,46
+5V
8,11,25,26,31,33,34,35,36,43,44,46
+3VPCU
3,5,7,8,9,11,34,37,38,42,43,46
+1.05V
35,36,37,38,39,41,42,43,44,45,46
VIN

+3V
eDP_EN#

R643

10K_4

R644
*0_4

2
+3V

R326

*10K_4

CABLE_ID

Q45
2N7002K
1

10K_4

Q46
DTC144EUA

R327

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Date:

Wednesday, February 08, 2012

Rev
3C

CRT/LVDS/CAMERA/LID
1

Sheet

23
8

of

46

HDMI
From PCH
7 INT_HDMITX2N
7 INT_HDMITX2P

RP13

7 INT_HDMITX1N
7 INT_HDMITX1P

RP15
RP17

7 INT_HDMITX0N
7 INT_HDMITX0P
D

7 INT_HDMICLK+
7 INT_HDMICLK-

RP19

2
4
2
4

1
3

IOP@0_4P2R

1
3

4
2

IOP@0_4P2R
3 IOP@0_4P2R
1

2
4

1
3

IOP@0_4P2R

HDMITX2N_CAP
HDMITX2P_CAP

C581
C584

0.1u/10V_4
0.1u/10V_4

INT_HDMITX2N_C
INT_HDMITX2P_C

HDMITX1N_CAP
HDMITX1P_CAP

C571
C573

0.1u/10V_4
0.1u/10V_4

INT_HDMITX1N_C
INT_HDMITX1P_C

HDMITX0N_CAP
HDMITX0P_CAP

C575
C578

0.1u/10V_4
0.1u/10V_4

INT_HDMITX0N_C
INT_HDMITX0P_C

HDMICLK+_CAP
HDMICLK-_CAP

C569
C568

0.1u/10V_4
0.1u/10V_4

INT_HDMICLK+_C
INT_HDMICLK-_C

HDMI connector
CN14
INT_HDMITX2P_C
INT_HDMITX2N_C
INT_HDMITX1P_C
INT_HDMITX1N_C
INT_HDMITX0P_C
INT_HDMITX0N_C
INT_HDMICLK+_C

R483

R486
R492
R491
R489
R487
R496
R494
SP@510_4
SP@510_4
SP@510_4
SP@510_4
SP@510_4
SP@510_4
SP@510_4
SP@510_4

EV@499/F_4
P/N: CS14992FB24
UMA/Optimize-->590 Ohm
P/N: CS15902FB00

INT_HDMICLK-_C
+5V

F2
SMD1206P110TFT/1.1A_1206

+5V
+3V

R498

*0_4

R624

0_4

2
2N7002E

HDMI_5V_R

SSM22LLPT
HDMI_5V

Discrete stuff 499 Ohm


UMA/Optimize-->510 Ohm

C557
470p/50V_4

HDMI_MB_HP

R186

*SHORT_4 HP_DET_CN

20

SHELL1
D2+
D2 Shield
D2D1+
D1 Shield
D1D0+
D0 Shield
D0CK+
CK Shield
CKCE Remote
NC
DDC CLK
DDC DATA
GND
+5V
HP DET
SHELL2

21

HDMI CONN
R182

R497
EOP@100K/F_4

HDMI_DDCCLK_MB
HDMI_DDCDATA_MB

D13

2
Q41

DIS.VGA-->EV@ + EOP@
Optimize-->IOP@ + EOP@
UMA-->IV@ + IOP@
Special-->SP@

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19

C02

100K_4

Change R483,R486,R492,R491,R498,R487,R496,R494
from 590 to 510, and mount HDMI
R194,R205,R202,R212 120 at optimus sku for EMI.
12/21

From EXT VGA


18 EV_HDMITX2N
18 EV_HDMITX2P
C

18 EV_HDMITX1N
18 EV_HDMITX1P

RP14

4
2

3 EV@0_4P2R
1

HDMITX2N_CAP
HDMITX2P_CAP

RP16

4
2

3 EV@0_4P2R
1

HDMITX1N_CAP
HDMITX1P_CAP

2
4

1
3

HDMITX0N_CAP
HDMITX0P_CAP

2
4

1
3

+3V
+3V

18 EV_HDMITX0N
18 EV_HDMITX0P

RP18

18 EV_HDMICLK18 EV_HDMICLK+

EV@0_4P2R

HDMI-detect

R196
10K_4

R180
10K_4

HDMICLK-_CAP
HDMICLK+_CAP

R197

IOP@0_4

R484

EV@0_4

HDMI_HP

RP20

EV@0_4P2R

34 HDMI_HPD_EC#

EV_HDMI_HPD

19

R191

*10K_4

Q10
2N7002E

+5V

HDMI_MB_HP

2
Q9
2N7002E

I2C
+5V

+3V

R459
*SHORT_4

D14
RB501V-40

+3V

R468
IOP@2.2K_4

From EXT VGA

Q38
BSN20

R461
2.2K_4

EMI
HDMI_DDCCLK_MB

INT_HDMITX2P_C
18 EV_HDMI_DDCCK_C
18 EV_HDMI_DDCDAT_C

R404

EV@0_4

HDMI_DDCCLK_COM

R405

EV@0_4

HDMI_DDCDATA_COM

R212

120/F_4

+3V

INT_HDMITX2N_C

+5V

R478
*SHORT_4

INT_HDMITX1P_C

INT_HDMITX1N_C

7 HDMI_DDCDATA_SW

R455

R457

IOP@0_4

IOP@0_4

HDMI_DDCCLK_COM

HDMI_DDCDATA_COM

R473
IOP@2.2K_4

Q39
7 HDMI_DDCCLK_SW

R205

BSN20

120/F_4

INT_HDMITX0P_C

From PCH

R202
D15
RB501V-40

+3V

120/F_4

R474
2.2K_4

INT_HDMITX0N_C
HDMI_DDCDATA_MB

INT_HDMICLK+_C
R194

120/F_4
INT_HDMICLK-_C

C02

Change R483,R486,R492,R491,R498,R487,R496,R494
from 590 to 510, and mount HDMI
R194,R205,R202,R212 120 at optimus sku for EMI.
12/21

Quanta Computer Inc.


3,7,8,9,10,11,13,14,16,20,23,25,26,27,29,33,34,36,37,38,39,40,41,42,43,45,46
8,11,23,26,27,33,36,43,46

PROJECT : ZQS 45W

+3V
+5V

Size

Document Number

Date:

Wednesday, February 08, 2012

Rev
3C

HDMI (PS8101)
5

Sheet
1

24

of

46

MINI-CARD WLAN(MPC)

C37 Add Q50 connect to BT_POWERON# for WLAN ON/OFF function,


pull up BT_PWRON by 10K R671 to +WL_VDD, reserve 10K
R672 to +3V. 01/31

+WL_VDD +3V
R671
10K_4

+WL_VDD
*0_8

+WL_VDD

R672
*10K_4

Q50
DTC144EUA

C366
10u/6.3V_8

9
9

PCIE_TX8+
PCIE_TX8PCIE_RX8+
PCIE_RX8-

R305
R306

9 CLK_PCH_SRC5
9 CLK_PCH_SRC5#
3

9 PCIE_CLKREQ5#

+WL_VDD

*SHORT_4
*SHORT_4

15
13
11
9
7
5
3
1

CLK_PCH_WIFI
CLK_PCH_WIFI#

PCIE_CLKREQ5#_R

1
DTC144EUA
Q49

+3.3V
GND
+1.5V
LED_WPAN#
LED_WLAN#
LED_WWAN#
GND
USB_D+
USB_DGND
SMB_DATA
SMB_CLK
+1.5V
GND
+3.3Vaux
PERST#
W_DISABLE#
GND

GND
REFCLK+
REFCLKGND
CLKREQ#
Reserved
Reserved
WAKE#

MINI-CARD1

C27 Add Q49 connect PCIE_CLKREQ5# to CN20.7. 01/12

Reserved
Reserved
Reserved
Reserved
GND
+3.3Vaux
+3.3Vaux
GND
GND
PETp0
PETn0
GND
GND
PERp0
PERn0
GND
UIM_C4
UIM_C8

UIM_VPP
UIM_RESET
UIM_CLK
UIM_DATA
UIM_PWR
+1.5V
GND
+3.3V

52
50
48
46
44
42
40
38
36
34
32
30
28
26
24
22
20
18

C07

+WL_VDD

+1.5V_WLAN
WLAN_OFF_R

C24 Change mini pcie power source from +3V_S5 to +3VPCU. 01/12
R670

0_4

WLAN_OFF 34
LED_WLAN# 33

Q48

C36 Remove R308 reserved 10K for LED_WLAN# pull high +3V. 01/31
USBP10+
USBP10WL_CLK_SDATA R664
WL_CLK_SCLK
R663
+1.5V_WLAN
+WL_VDD

A_LFRAME#_R
A_LAD3_R
A_LAD2_R
A_LAD1_R
A_LAD0_R

16
14
12
10
8
6
4
2

C654
*0.1u/10V_4

C32 Add net WLAN_OFF to connect EC(GPIO66/G_PWM) to CN20.46


( LED_WPAN#) for IOAC feature, mount 0 R670. 01/18

CN20
51
49
47
45
43
41
39
37
35
33
31
29
27
25
23
21
19
17

53

9
9

*SHORT_4

CL_RST1#_WLAN
CL_DATA1_WLAN
CL_CLK1_WLAN

C657
*0.1u/10V_4

SMB_PCH_DAT 9
SMB_PCH_CLK 9
C07
C25 Change CN20 pin 30 &28 from CLK_SDATA & CLK_SCLK to
SMB_PCH_CLK & SMB_PCH_DAT, reserve 0 R663,R664. 1/12
PLTRST#
PLTRST# 9,16,29,34
RF_EN 34
*SHORT_4
*SHORT_4
*SHORT_4
*SHORT_4
*SHORT_4

+3VPCU

9
9

*0_4 C25
*0_4

R582
R581
R578
R577
R576

AO3413

Debug

C26 Mount R314, R315. 01/12

R637
0_4
0_4

GND

9 CLK_LPC_DEBUG

R314
R315

GND

PLTRST#

C659
0.1u/10V_4

C708
0.33u/10V_6

R661
47K/F_4

R662
4.7K_4

34 IOAC_LANPWR#

C08 Connect EC GPIO46 IOAC_LANPWR# to WLAN, R662, add C708, R661, Q48, reserve R316. 12/23

LPC_LFRAME# 8,34
LPC_LAD3 8,34
LPC_LAD2 8,34
LPC_LAD1 8,34
LPC_LAD0 8,34

+1.5V_WLAN
+WL_VDD

+1.5V
C07

54

3 BT_PWRON
TP125

Debug

+3V
R316

31,34 BT_POWERON#
2

+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA

Check LED signal. (active high or low)

+1.5V_WLAN

+WL_VDD

C655
*1000p/50V_4

R608

*0_6

C355
*10u/6.3V_8

C658
*0.1u/10V_4

34 WAKE_WLAN

Q42
DTC144EUA
1

PCIE_WAKE#_R
C07

Add R608 and reserve +1.5V to WLAN. 12/23

C06 Change PCH_GPIO27 to WAKE_WLAN, connect to Q42 & EC GPIO96, Q42 change from reserve to mount. 12/23

SSD-MINI module

+3V_SATA
R309
C635

C633

C360

0.1u/10V_4

0.1u/10V_4

10u/10V_8

*SHORT_8

+3V

+3V_SATA

CN7

SATA_TXP_SSD_R
SATA_TXN_SSD_R

C359
C358

0.01u/16V_4
0.01u/16V_4

SATA_RXN_SSD_R
SATA_RXP_SSD_R

15
13
11
9
7
5
3
1

GND
REFCLK+
REFCLKGND
CLKREQ#
Reserved
Reserved
WAKE#

MINI-CARD1

UIM_VPP
UIM_RESET
UIM_CLK
UIM_DATA
UIM_PWR
+1.5V
GND
+3.3V

GND

0.01u/16V_4
0.01u/16V_4

GND

8 SATA_RXN_SSD
8 SATA_RXP_SSD

C362
C361

+3.3V
GND
+1.5V
LED_WPAN#
LED_WLAN#
LED_WWAN#
GND
USB_D+
USB_DGND
SMB_DATA
SMB_CLK
+1.5V
GND
+3.3Vaux
PERST#
W_DISABLE#
GND

52
50
48
46
44
42
40
38
36
34
32
30
28
26
24
22
20
18

USBP3+
USBP3-

9
9

16
14
12
10
8
6
4
2

54

8 SATA_TXP_SSD
8 SATA_TXN_SSD

Reserved
Reserved
Reserved
Reserved
GND
+3.3Vaux
+3.3Vaux
GND
GND
PETp0
PETn0
GND
GND
PERp0
PERn0
GND
UIM_C4
UIM_C8

53

LED_OUT

TP59

51
49
47
45
43
41
39
37
35
33
31
29
27
25
23
21
19
17

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Date:

Wednesday, February 08, 2012

Rev
3C

MINI PCI-E / SSD


1

25

Sheet
8

of

46

MAIN SATA HDD(HDD)

G Sensor
+3V

CN15

1
A

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19

SATA_TXP0_C
SATA_TXN0_C

C572
C576

0.01u/25V_4
0.01u/25V_4

SATA_RXN0
SATA_RXP0

C582
C585

0.01u/25V_4
0.01u/25V_4

R302
GS@0_8

SATA_TXP0 8
SATA_TXN0 8

U8
+VDD_3

VDD_IO

CS

+VDD_3

15

ADC2

C348

14

VDD

GS@10u/6.3V_8

13
12
5

SATA_RXN0_C 8
SATA_RXP0_C 8

C356
GS@0.1u/10V_4

+5V_HDD

SCL/SPC

SDA/SDI/SDO

INT2

INT1

11

ADC3

ADC1

16

GND

RES

10

GND

SDO/SA0

NC

NC

CLK_SCLK 9,13,14,33
CLK_SDATA 9,13,14,33
TP164
G_SENSOR_INT#_PCH

R307

GS@0_4

GS@LIS3DHTR

19
SATA HDD
B

+5V

R523

+5V_HDD

*SHORT_8
C593

G-Sensor -->GS@

C599

C603

C596

C601

C602

10u/6.3V_6

*0.1u/16V_4

*0.1u/16V_4

0.01u/25V_4

0.01u/25V_4

0.01u/25V_4
0.01u/25V_4

SATA_RXN5
SATA_RXP5

C202
C198

0.01u/25V_4
0.01u/25V_4

SATA_TXP5 8
SATA_TXN5 8

Zero Power Ra Reserve,


No Zero Power Ra stuff

SATA_RXN5_C 8
SATA_RXP5_C 8

ODD_POWER_R

+5V

DP
+5V
+5V
RSVD
GND
GND

8
9
10
11
12
13

GND15

15

*1K_4
R397

C18534-11305-L

C161

C160

C494

C495

C496

0.01u/25V_4

0.01u/25V_4

*0.1u/16V_4

*0.1u/16V_4

10u/6.3V_6

Ra

NZP@0_8

2 ODD_POWER_R
C493
*ZP@0.1u/50V_6

R122

Q31
ZP@DMN601K-7

+5V_ODD
SATA_DP

R403
ZP@22_8

Q30
ZP@DMN601K-7

C211
C212

ZP@100K

SATA_TXP5_C
SATA_TXN5_C

1
2
3
4
5
6
7

+15V

R402
ZP@100K

R399

+3VPCU

34 EC_ODD_EN

Q29
ZP@DMN601K-7

C486
R415
*ZP@100K

*100u/6.3V_3528

GND1
RXP
RXN
GND2
TXN
TXP
GND3

Q27
ZP@AO6402A
6
5
2
1

14

GND14

+5V_ODD

Zero Power -->ZP@


No Zero Power -->NZP@

CN11
C

+5V

Zero Power (ODD)

ODD (ODD)

*100u/6.3V_3528

EC_ODD_EJ 34

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

SATA-HDD/ODD/G Sensor
Date:
1

Wednesday, February 08, 2012

Sheet
4

26

of

46

Codec(ADO)
Mute(ADO)

+3V

reverse R441

HP

28

HP-L

R595

*0_4

28

HP-R

R596

0_4

ADOGND
MIC1-VREFO-L

MIC1-VREFO-L 28

+5VA

R603

R616

*10K_4

10K_4

PD#

*BAS316

D22

EAPD#

BAS316

D23

AMP_MUTE#

D26

PCH_AZ_CODEC_RST#

MIC1-VREFO-R 28

MIC2-VREFO

ADOGND
R600

*0_4

MIC1-VREFO-L
BAS316

C683

10u/6.3V_6

C675
+

2.2u/6.3V_6

ADOGND

Place next to pin 27

+5VA

C689
2.2u/6.3V_6

ADOGND

C672

C686
0.1u/10V_4

+5VA

Place next to pin 25


2.2u/6.3V_6

SPK-L-

42

PVSS1

43

PVSS2

25
MONO-OUT

20

JDREF

19

Sense-B

18

27

28

29

30

31

32

33

34

26
AVSS1

VREF

LDO-CAP

MIC2-VREFO

MIC1-VREFO-R

MIC1-VREFO-L

HP-OUT-L

HP-OUT-R

AVDD1
MIC1-L

21

34
MIC1-R 28
MIC1-L 28

20K/F_4

MIC2_INT_R_C

R619

1K_4

1u/16V_6

MIC2_INT_L_C

R618

1K_4

46

PVDD2

LINE2-R

15

47

SPDIFO2/EAPD

LINE2-L

14

Sense A

13

12

11

10

Spilt by DGND

Place next to pin 46

PGND

PCBEEP

1u/16V_6

MIC2_INT_L C693

RESET#

MIC2_INT_R C694

16

SYNC

17

MIC2-L

DVDD-IO

MIC2-R

SPK-R+

SDATA-IN

SPK-R-

45

SPDIFO

R569

*SHORT_4

TC7SH08FU

MIC2_INTL1
MIC2_INT_R_C
MIC2_INT_L_C

SENSEA

R610

20K/F_4 SENSEA_MIC

R611

39.2K/F_4SENSEA_HP

C696

C697

*1000p/50V_4

*1000p/50V_4

SENSEA_MIC
+5VA

ANALOG
ADOGND

ALC271X-VB6-GR

PCBEEP dont coupling any signals if possible


8/17 separate PCBEEP to Digital from Realtek suggestion

DIGITAL

ADOGND

R638
47K/F_4

vendor suggest reserved for layout issue with noise

MIC1_JD

2
R587

1.6Vrms

*SHORT_6
PCBEEP
C671
0.1u/10V_4

C687

1u/16V_6 BEEP_1

C670
10u/6.3V_6

C688
100p/50V_4

R601

47K/F_4

D24

BAS316

D25

BAS316

SPKR

MIC1_JD 28

Q43
2N7002K

8
1

+3V

HP_MUTE# 28

C634
*4.7u/10V_6

ADOGND

44

49

R612

R_SPK+

48

U25
4

EAPD#

R_SPK-

EAPD#

AMP_MUTE#

MIC

R_SPK+

DVSS2

0.1u/10V_4

22

ADOGND

R_SPK-

10u/6.3V_6

TP166

28

BIT-CLK

C649

TP165

23

MIC1-R

(Vista Premium Version)

C647

24

28

+5VPVDD2

10u/6.3V_6

41

C692

0.1u/10V_4

L_SPK-

SDATA-OUT

10u/6.3V_6 0.1u/10V_4

L_SPK-

C639

0.1u/10V_4 28

LINE1-L

SPK-L+

PD#

C631

10u/6.3V_6

L_SPK+

R570 *SHORT_6

+5V

28

40

C691

+5V_S5
LINE1-R

PVDD1

L_SPK+

GPIO1/DMIC-CLK

39
C650

AVDD2

10u/6.3V_6 0.1u/10V_4

+5VPVDD1
C648

AVSS2

GPIO0/DMIC-DATA

*SHORT_6

C640

38

DVDD1

R571
C632

35

CBP
37

ANALOG

Spilt by AGND

CBN

ADOGND

CPVEE

U26

ADOGND

+5V

36

C652
0.1u/10V_4

Place next to pin 38

C653
10u/6.3V_6

R602
4.7K_4
C684

PCBEEP_EC 34

ADOGND

*100p/50V_4
SENSEA_HP

Place next to pin 1

C682

C681

0.1u/10V_4

10u/6.3V_6

C677

HPOUT_JD 28

PCH_AZ_CODEC_SDIN0

22_4

HPOUT_JD

Q44
2N7002K

Place next to pin 9


ACZ_SDIN0_R R598

R639
47K/F_4

+3V
PD#

0V : Power down Class D SPK amplifer


3.3V : Power up Class D SPK amplifer

+5VA

PCH_AZ_CODEC_RST# 8
PCH_AZ_CODEC_SYNC 8

*22p/50V_4
ADOGND
PCH_AZ_CODEC_BITCLK

PCH_AZ_CODEC_SDOUT

INT MIC array

Power (ADO)

MIC2_INTL1 23
R599
MIC2_INTL1
R620

DIGITAL

ANALOG

+5V

R555
R288
R604
R299
C638
C702

+5VA

L41

UPB201209T-310Y-N/6A/31ohm_8

MIC2-VREFO

*SHORT_4
*SHORT_4
*SHORT_4
*SHORT_4
*SHORT_4
*1000p/50V_4
*1000p/50V_4

C376

C680

*22p/50V_4

*22p/50V_4

2.2K_4
1/7 by FAE's recommend
A

ADOGND

ADOGND

ADOGND
C701 0.1u/10V_4

Quanta Computer Inc.

Tied at one point only under


the codec or near the codec

PROJECT : ZQS 45W

ADOGND
Size

cap place close to MIC-connector


4

Rev
3C

REALTEK ALC271X-VB6-GR
Date:

Document Number

Wednesday, February 08, 2012


1

Sheet

27

of

46

MIC

27 MIC1-VREFO-R

Internal Speaker

27 MIC1-VREFO-L

Normal close Jack


R304
4.7K/F_4

R300
4.7K/F_4
CN18

27
27

MIC1-L

C347

4.7u/6.3V_6

MIC1_L2

R303

1K/F_4

MIC1_L3

MIC1-R

C346

4.7u/6.3V_6

MIC1_R2

R301

1K/F_4

MIC1_R3

27

L22
BLM15AG121SS1/0.5A/120ohm_4
L19
BLM15AG121SS1/0.5A/120ohm_4

MIC1_R
MIC1_JD

MIC1_JD

MIC1_JD

CN17

1
2
6
3
5
4

MIC1_L

27
27
27
27

R591
R590
R589
R588

L_SPK+
L_SPKR_SPKR_SPK+

L_SPK+_1
L_SPK-_1
R_SPK-_1
R_SPK+_1

0_6
0_6
0_6
0_6

1
2
3
4
50273-0047N-001

C664
C665
C663
C662
*0.22u/25V_6 *0.22u/25V_6 *0.22u/25V_6 *0.22u/25V_6

LINE-IN-SP6
C343
470p/50V_4

Max. 100mVrms input for Mic-IN

C350
470p/50V_4

MIC1_JD
1

ADOGND
ADOGND

D4
*VPORT_6

ADOGND

Change to Normal Close circuit 11/1

HP
HP_MUTE#

HP_MUTE#

CN21
2

27

27

HP-L

HP-L-2 R313
HP-R-2 R310

HPL-1
HPR-1

L24
L23

1
2
6
3
5
4

HPL_SYS
HPR_SYS

BLM15AG121SS1/0.5A/120ohm_4
BLM15AG121SS1/0.5A/120ohm_4

HP-L-2

Q19
*FDV301N
R648

47/F_4
47/F_4

C365

R311

R312

C354

*1K_4

*1K_4

2200p/50V_4 2200p/50V_4

27

HPOUT_JD

HPOUT_JD

LINE-IN-SP6

0_4
ADOGND
ADOGND

HP_MUTE#

HPOUT_JD

27

HP-R

HP-R-2

D5

R649

Q18
*FDV301N

*VPORT_6

0_4
ADOGND

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

AUDIO JACK CONN


Date:
5

Wednesday, February 08, 2012

Sheet
1

28

of

46

LAN/Card reader

Transformer

X'tal 25MHz
R567
1M/F_4

R594

*SHORT_6

VDD33

R597

*SHORT_6

VDDREG

SP16
Y4

LAN_XTAL2

2
C629

C636

25MHz

VDD33

27P/50_4

VDD10

27P/50_4

50 mils
SP15
SP14
SP13
VDD33/18

LAN_XTALI
LAN_XTAL2
R562

R319
R3
R4
R6

40 mils

R5
SG@1M_8
D7
SG@B88069X9231T203

VDD10

LED0/SPICSB
GPO_NC
R647
LED1/SPICLK/EESK

2.49K/F_4

VDD33

TXCT0
TXCT1
TXCT2
TXCT3

75/F_8
75/F_8
75/F_8
75/F_8

L25

MDI0+

MDI0-

C3
220p/3KV_1808

MDI1+
MDI1MDI2+
MDI2-

VDD10

MDI3+
MDI3-

VDD33
CARD_3V3
SP1
SP2
SP3
C

MDI1+

MDI1-

RTL8411

C373
C374
C371
C372
C369
C370
C367
C368

(1.5A) 70 mils

REGOUT
VDDREG
VDDREG
ENSWREG_H
SDA/SPIDI
LED3/SPIDO
SCL/LED_CR
DVDD10
LANWAKEB
DVDD33
ISOLATEB
PERSTB
CLKREQB
SD_WP/MS_D1/xD_WP#
MS_BS/xD_CLE
VDD33/18

SP4
SP5
SP6
SP7
SP8
SP9
SP10

TD0+
TX0TD0-

MDI2-

MDI3+
C2
0.01u/25V_4
MDI3-

18

TXCT2

17

RJ45-TX2+

TX2-

16

RJ45-TX2-

15

TXCT3

14

RJ45-TX3+

13

RJ45-TX3-

TD2MCT3
TCT3
TX3+
TD3+
TX3TD3-

LED0/SPICSB
ACT_LED_PWR

220_8

9
10

R592
15K/F_4

R9

1
2
3
4
5
6
7
8

LED1/SPICLK/EESK11
LNK_LED_PWR
12

220_8

YELLOW_N
YELLOW_P
GND2
GND1

0+
01+
2+
213+
3-

14
13
GND_LAN
C

GREEN_N
GREEN_P
RJ45

PCIE_RX3- 9
PCIE_RX3+ 9

EVDD10
CLK_PCIE_LOM# 9
CLK_PCIE_LOM 9
PCIE_TX3- 9
PCIE_TX3+ 9

R323

*SHORT_6

R317

*SHORT_6

R322

*SHORT_6

GND_LAN

SURGE

SG@-------> Lan Surge

CLK_PCIE_LAN_REQ#

9 CLK_PCIE_LAN_REQ#

U11

PCIE_WAKE#

7 PCIE_WAKE#

MDI1MDI1+
MDI0MDI0+

1
2
3
4

1
2
3
4

8
7
6
5

U10
RJ45-TX1RJ45-TX1+
RJ45-TX0RJ45-TX0+

8
7
6
5

1
2
3
4

SG@UCLAMP2512T.TCT

20 mils
VDD33

Power-on Strapping

C23 Change L40 footprint from L2x1_6-1 to RC0805. 01/09

1
2
3
4

8
7
6
5

8
7
6
5

SG@UCLAMP2512T.TCT

20 mils

VDD33/18

VDD33/18
VDD10

SDA/SPIDI

R585

1.5K/F_4

PCIE_WAKE#

R584

*10K_4

CLK_PCIE_LAN_REQ#

R583

*10K_4

LED1/SPICLK/EESK

R575

10K_4

C678
C656
*4.7u/6.3V_6 0.1u/10V_4

REGOUT

U13

L40

C642
C641
*4.7u/6.3V_6 0.1u/10V_4

2.2uH/1A

(1.5A) 60 mils

C669
4.7u/6.3V_6

C673
0.1u/10V_4

MDI3MDI3+
MDI2MDI2+

1
2
3
4

1
2
3
4

8
7
6
5

U12
RJ45-TX3RJ45-TX3+
RJ45-TX2RJ45-TX2+

8
7
6
5

1
2
3
4

SG@UCLAMP2512T.TCT

1
2
3
4

8
7
6
5

8
7
6
5

SG@UCLAMP2512T.TCT

Place close to pin 33

Close to Chip

Place Close pins-- 48

VDDREG
VDD33

TX2+
TD2+

RJ45-TX0+
RJ45-TX0RJ45-TX1+
RJ45-TX2+
RJ45-TX2RJ45-TX1RJ45-TX3+
RJ45-TX3-

+3V_S5

0.1u/10V_4
0.1u/10V_4

RJ45-TX1-

CN8
R318

+3V_S5

CLK_PCIE_LAN_REQ#
SP12
SP11
VDD33/18

C661
C660

19

MCT2

9,16,25,34 PLTRST#

HSON_
HSOP_

TX1-

RJ45

R593
1K_4

VDD33

ISOLATEB

TXCT1
RJ45-TX1+

VDD33

VDD10

PCIE_WAKE#

RJ45-TX0-

LFE9276C-R

+3V

VDDREG
ENSWREG R586
*SHORT_4
SDA/SPIDI
LED3/SPIDO/EEDO_NC
TP123
SCL/LED_CR_NC
TP124

22

20

TCT2

12

RJ45-TX0+

TX1+
TD1-

11

TXCT0

23

21

TD1+

10

Reserver for EMI

REGOUT

48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33

*6.8P/50V_4
*6.8P/50V_4
*6.8P/50V_4
*6.8P/50V_4
*6.8P/50V_4
*6.8P/50V_4
*6.8P/50V_4
*6.8P/50V_4

MDI2+

24

MCT1
TCT1

7
MDI3+
MDI3MDI2+
MDI2MDI1+
MDI1MDI0+
MDI0-

17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

SP1
SP2
SP3
SP4
SP5
SP6
SP7
SP8
SP9
SP10
SP11
SP12
SP13
SP14
SP15
SP16

SP1
SP2
SP3
SP4
SP5
SP6
SP7
SP8
SP9
SP10
SP11
SP12
SP13
SP14
SP15
SP16

64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49

MDIP0
MDIN0
AVDD10
MDIP1
MDIN1
MIDP2
MDIN2
AVDD10
MDIP3
MDIN3
AVDD33
DVDD33
Card_3V3
SD_D7/xD_RDY
SD_D6/MS_INS#/xD_RE#
SD_D5/xD_CE#

CARD_3V3

30,46 CARD_3V3
30
30
30
30
30
30
30
30
30
30
30
30
30
30
30
30

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

TX0+

*10K_4

Power source mode:


Pin45 :Pull-up VDD33 for SWR mode
Pull-down for LDO mde

SD_D4/xD_WE#
SD_D1/MS_CLK/xD_D6
SD_D0/MS_D7/xD_D5
SD_CLK/MS_D3/xD_D4
SD_CMD/MS_D6/xD_D3
SD_D3/MS_D2/xD_D2
SD_D2/xD_D7
GND
HSIP
HSIN
REFCLK_P
REFCLK_N
EVDD10
HSOP
HSON
GND

MDI0+
MDI0VDD10

GND

AVDD33
AVDD33
RSET
AVDD10
CKXTAL2
CKXTAL1
AVDD33
XD_CD#
MS_D0/xD_D1
MS_D4/xD_D0
SD_CD#/MS_D5/xD_ALE
VDD33/18
DVDD10
LED0/SPICSB
GPO
LED1/SPISCK

U23

TCT0

GND_LAN

65

MCT0

+3V_S5

(1.5A) 60 mils
LAN_XTALI

40 mils

40 mils

Place close to pin 53

EVDD10

(1.5A) 60 mils

VDD10

30 mils
7,8,9,10,11,15,16,31,33,36,37,38,43,44

R574

+3V_S5

*SHORT_6
C616
0.1u/10V_4

C609
0.1u/10V_4

C666
0.1u/10V_4

C637
0.1u/10V_4

C619
0.1u/10V_4

C621
0.1u/10V_4

C674
4.7u/6.3V_6

C668
0.1u/10V_4

C667
0.1u/10V_4

C643
0.1u/10V_4

C627
0.1u/10V_4

C617
0.1u/10V_4

C618
0.1u/10V_4

C644

C645
0.1u/10V_4

Quanta Computer Inc.

1u/6.3V_4

PROJECT : ZQS 45W


Size

Document Number

Date:

Wednesday, February 08, 2012

LAN-RTL8411/CARD READER
Place Close to LAN chip, for VDD33 pins-- 11, 12, 39, 58, 63, 64

Place connect to Pin46/47

Place Close to LAN chip, for VDD33 pins-- 3, 8, 41, 52, 61

Close to Pin29

Sheet

29

of

46

Rev
3C

CARD READER CONNECTOR

XD,MMC 4.2/SD,MS/MSP
7 IN1 CARD READER

Share Pin
SP1
SP2
SP3
SP4
SP5
SP6
SP7
SP8
SP9
SP10
SP11
SP12
SP13
SP14
SP15
SP16

SD_D7
SD_D6
SD_D5
SD_D4
SD_D1
SD_D0
SD_CLK
SD_CMD
SD_D3
SD_D2
SD_WP
SD_CD#

SP1
SP2
SP3
SP4

29
29
29
29

SP5
SP6
SP7
SP8

29
29
29
29

SP9
SP10
SP11
SP12

29
29
29
29

SP13
SP14
SP15
SP16

MS_CLK
MS_D7
MS_D3
MS_D6
MS_D2
MS_BS
MS_D1
MS_D5
MS_D4
MS_D0

xD_RDY
xD_RE#
xD_CE#
xD_WE#
xD_D6
xD_D5
xD_D4
xD_D3
xD_D2
xD_D7
xD_CLE
xD_WP#
xD_ALE
xD_D0
xD_D1
xD_CD#

CN5
CARD_3V3
SP13=SD_CD#=MS_D5=XD_ALE
SP12=SD_WP=MS_D1=XD_WP#
SP5=SD_D1=MS_CLK=XD_D6
SP6=SD_D0=MS_D7=XD_D5
SP7=SD_CLK=MS_D3=XD_D4
SP8=SD_CMD=MS_D6=XD_D3
SP9=SD_D3=MS_D2=XD_D2
SP10=SD_D2=XD_D7
SP1=SD_D7=XD_RDY
SP2=SD_D6=MS_INS#=XD_RE#
SP3=SD_D5=XD_CE#
SP4=SD_D4=XD_WE#

CARD_3V3
SP11=MS_BS=XD_CLE
SP12=SD_WP=MS_D1=XD_WP#
SP15=MS_D0=XD_D1
SP9=SD_D3=MS_D2=XD_D2
SP2=SD_D6=MS_INS#=XD_RE#
SP7=SD_CLK=MS_D3=XD_D4
SP5=SD_D1=MS_CLK=XD_D6

CARD_3V3

29,46 CARD_3V3
29
29
29
29

MS_INS#

R524
R520
R519
R518

*SHORT_4
*SHORT_4
*SHORT_4
*SHORT_4

SP1=SD_D7=XD_RDY
SP2=SD_D6=MS_INS#=XD_RE#
SP3=SD_D5=XD_CE#
SP4=SD_D4=XD_WE#

R526
R525
R511
R514

*SHORT_4
*SHORT_4
*SHORT_4
*SHORT_4

SP5=SD_D1=MS_CLK=XD_D6
SP6=SD_D0=MS_D7=XD_D5
SP7=SD_CLK=MS_D3=xD_D4
SP8=SD_CMD=MS_D6=xD_D3

R515
R517
R521
R527

*SHORT_4
*SHORT_4
*SHORT_4
*SHORT_4

SP9=SD_D3=MS_D2=XD_D2
SP10=SD_D2=XD_D7
SP11=MS_BS=XD_CLE
SP12=SD_WP=MS_D1=XD_WP#

R553
R622
R522
R621

*SHORT_4
*SHORT_4
*SHORT_4
*SHORT_4

SP13=SD_CD#=MS_D5=XD_ALE
SP14=MS_D4=XD_D0
SP15=MS_D0=XD_D1
SP16=XD_CD#

13
1
2
3
4
10
19
23
25
5
8
17
21

SD-VCC
SD-CD-SW
SD-WP-SW
SD-DAT1
SD-DAT0
SD-CLK
SD-CMD
SD-DATA3
SD-DAT2
MMC-DATA7
MMC-DATA6
MMC-DATA5
MMC-DATA4

7
15
26
27

SD-GND1
SD-GND2
SD-WP-GND
SD-CD-GND

22
9
11
12
14
16
18
20

MS-VCC
MS-BS
MS-DATA1
MS-DATA0
MS-DATA2
MS-INS
MS-DATA3
MS-SCLK

6
24

MS-GND1
MS-GND2

CARD_3V3

XD-VCC

45

XD-CD
XD-R/B
XD-RE
XD-CE
XD-CLE
XD-ALE
XD-WE
XD-WP

28
29
30
31
32
33
34
35

SP16=XD_CD#
SP1=SD_D7=XD_RDY
SP2=SD_D6=MS_INS#=XD_RE#
SP3=SD_D5=XD_CE#
SP11=MS_BS=XD_CLE
SP13=SD_CD#=MS_D5=XD_ALE
SP4=SD_D4=XD_WE#
SP12=SD_WP=MS_D1=XD_WP#

XD-D0
XD-D1
XD-D2
XD-D3
XD-D4
XD-D5
XD-D6
XD-D7

37
38
39
40
41
42
43
44

SP14=MS_D4=XD_D0
SP15=MS_D0=XD_D1
SP9=SD_D3=MS_D2=XD_D2
SP8=SD_CMD=MS_D6=XD_D3
SP7=SD_CLK=MS_D3=XD_D4
SP6=SD_D0=MS_D7=XD_D5
SP5=SD_D1=MS_CLK=XD_D6
SP10=SD_D2=XD_D7

XD-GND1
XD-GND2

36
46

CM7S-102

1 : DFHS44FR014
2 : DFHS44FR018

SP7=SD_CLK=MS_D3=xD_D4

40 mils

SP5=SD_D1=MS_CLK=XD_D6

CARD_3V3
C620
4.7u/6.3V_6

C605
*4.7p/50V_4

C604
*4.7p/50V_4

Vendor recommend

Place close to connector


pin 14 or 23 or33

for EMI

40 mils
CARD_3V3
C615
0.1u/10V_4

C703
0.1u/10V_4

C613
0.1u/10V_4

Place close to connector


pin 13/22/45

Vendor recommend

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

CARD READER CONNECTOR


Date:
A

Wednesday, February 08, 2012

Sheet
E

30

of

46

USB3.0/2.0

Blutooth

Q40

CN4

USB_CH2-_R
USB_CH2+_R
L18

2
4

USBPWR1
USBP2-_R
USBP2+_R

1
3

0_4P2R
USB30_RX3-_R
USB30_RX3+_R

1
3

2
4

VBUS
DD+
GND
SSRXSSRX+
GND
SSTXSSTX+

9
9

USB30_RX3+_R
USB30_RX3-_R
RP24

USB30_TX3+_C
USB30_TX3-_C

USB3@0.1u/10V_4

1
3

USBP4+
USBP4-

1
3

0_4P2R

+5V_S5
U9
2
3

2
4

2
4

L17

USB/B
34

USB3@0.1u/10V_4
C594
C595

7
6

7
6

R654
4.7K_4

25,34 BT_POWERON#

USB3@0_4P2R

USB30_TX3+
USB30_TX3-

BT_LED

TP167

5
4
3
2
1

CON5_BT_L

13
12
11
10

USB30_RX3+
USB30_RX3-

1
2
3
4
5
6
7
8
9

R653
47K/F_4

USBP4+_R
USBP4-_R

C267
1000p/50V_4

+ C262
2.2u/6.3V_6

5
4
3
2
1

13
12
11
10

USB30_TX3-_R
USB30_TX3+_R

1
2
3
4
5
6
7
8
9

BT_POWER

C706
0.33u/10V_6

CN16
USB3.0 CONN

AO3413

+3V_S5

USB 3.0 Connector

BLUETOOTH CONNECTOR for BT3.0

USB2.0 connector P/N:


DFHS04FR487

USB30_TX3+_R
USB30_TX3-_R
RP25

4
1

USBON#

IN1
IN2

OUT3
OUT2
OUT1

EN#
GND

C353

C351

C352

470P/50V_4 .1u/10V_4
OC#

C364
1u/6.3V_4

+5V_S5_USBP0

8
7
6

5
100U/6.3V_3216

G547E2P81U

USB3@0_4P2R
9

C09 Change USB power Cap C306,C352 from 100U_3528 to 100U_3216. 12/23

USB_OC4#

CN6
+5V_S5_USBP0

1
2
3
4
5
6
7
8
9
10
11
12

+5VPCU
USBP2-_R

RV2 1

2 *EGA_4

USBP2+_R

RV3 1

2 *EGA_4

USB30_RX3-_R RV7 1

2 *EGA_4

USB30_RX3+_RRV6 1

2 *EGA_4

USB30_TX3-_R RV5 1

2 *EGA_4

USB30_TX3+_R RV4 1

2 *EGA_4

9
9

C327 1u/6.3V_4

USBP1+
USBP1-

L21

2
4

1
3

USBP1+_R
USBP1-_R

USBP1+_R
USBP1-_R

0_4P2R

U5
2
3
USB_BC_EN 4
1

IN1
IN2

OUT3
OUT2
OUT1

8
7
6

OC#

EN
GND

USBPWR1
C306

C324

+
1000p/50V_4

13
14

13
14

88511-120N

100U/6.3V_3216

G547E1P81U
9

USBP9+_R
USBP9-_R

1
2
3
4
5
6
7
8
9
10
11
12

9
9

USBP9+
USBP9-

L20

USB_OC1#

2
4

1
3

USBP9+_R
USBP9-_R
0_4P2R

C09 Change USB power Cap C306,C352 from 100U_3528 to 100U_3216. 12/23

CB

R241

DCP autodetect with mouse/keyboard wakeup

S0 charging with SDP only

S0 charging with CDP or SDP only (depending on external device)

CH@47K_4

BC_CEN

R247

CH@0_4

R246

*CH@0_4

U7
USBP2USBP2+

9
9

USB30_RX3+
USB30_RX3-

9
9

USB30_TX3+
USB30_TX3-

USBP2USBP2+

BC_CEN
USB_CH2-_R
USB_CH2+_R

1
2
3
4

USB30_RX3+
USB30_RX3USB30_TX3+
USB30_TX3-

CEN
CB1
DM
TDM
DP
TDP
SELCDP VDD
Thermal Pad

8
7
6
5
9

USBP2USBP2+
C331

C328

*CH@0.1u/10V_4

USB_BC_ON

2
1

USB_CHARGE_ON 34
MAINON

USB_BC_EN

USB_BC_ON

34

9
9

+3VPCU

CEN:SLG55584A----pull up
SLG55584----pull low

Funcion

USB Charger

SELCDP

U6
CH@TC7SH08FU

34,38,39,42,43
USB_BC_ON

USB_BC_EN

R245

CH@0.1u/10V_4
NCH@0_4

CH@SLG55584A
R252

CH@10K_4

USB Charger -->CH@


None Charger--> NCH@

+5VPCU

USB 3.0 Ra, Rb Stuff

For BA
Ra
Rb

USB_CH2-_R
USB_CH2+_R

R506
R509

NCH@0_4 USBP2NCH@0_4 USBP2+

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

USB/ BT/CHARGER
Date:
5

Wednesday, February 08, 2012

Sheet
1

31

of

46

Hole

GPU NUT

FAN NUT

HOLE17
H-C256D161PT

HOLE3
H-TC256BC315D161P2

PCH NUT

HOLE1
*H-C315D110P2
HOLE16
*H-C236D165P2

HOLE22
H-C224D123P2

MINI PCIE
HOLE21
H-C236D65PT

HOLE9
*H-TC433BC315D110P2

HOLE4
*O-ZQS-1

HOLE2
*HG-C315D110P2
7
6
8
5
9
4
1
2
3

MINI
CARD
NUT

HOLE14
*HG-C315D110P2
7
6
8
5
9
4
1
2
3

HOLE7
*HG-C315D110P2
7
6
8
5
9
4
1
2
3

HOLE10
H-C217D106PT
HOLE6
*HG-C315D110P2
7
6
8
5
9
4

HOLE15
H-C256D161PT

HOLE19
*H-C236D165P2

HOLE20
H-C224D123P2

HOLE8
*ZQS-HOLE1

HOLE13
*HG-C315D110P2
7
6
8
5
9
4

1
2
3

HOLE11
*ZQS-HOLE2
7
6
8
5
9
4
1
2
3

HOLE5
*h-c315i150d110p2

1
2
3

HOLE12
*HG-C315D110P2
7
6
8
5
9
4

HOLE18
*H-C236D165P2

1
2
3

C18 Change hole15, hole17 footprint to H-C256D161PT to h-c256d142pt. 12/30

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

Hole
Date:
5

Wednesday, February 08, 2012


1

Sheet

32

of

46

CPU FAN

CN2

+3VPCU

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

+3V

R43
+5V

C56
2.2u/6.3V_6

10K_4

34

FANSIG

U2
2

VO
GND
/FON GND
GND
VSET GND

9,10 SML1ALERT#

34 CPUFAN#_DAC

CN9

VIN

TH_FAN_POWER

3
5
6
7
8

MY0
MY1
MY2
MY3
MY4
MY5
MY6
MY7
MY8
MY9
MY10
MY11
MY12
MY13
MY14
MY15
MY16
MY17
MX7
MX6
MX5
MX4
MX3
MX2
MX1
MX0

MY0
MY1
MY2
MY3
MY4
MY5
MY6
MY7
MY8
MY9
MY10
MY11
MY12
MY13
MY14
MY15
MY16
MY17
MX7
MX6
MX5
MX4
MX3
MX2
MX1
MX0

34
34
34
34
34
34
34
34
34
34
34
34
34
34
34
34
34
34
34
34
34
34
34
34
34
34

K/B

G991P11U

1
2
3

C53

C57

C50

2.2u/6.3V_6

*0.01u/25V_4
0.01u/25V_4

FAN_CONN.
53398-0310-3P-L
DFHD03MR026

FANPWR = 1.6*VSET

27
28
KB CONN

MX4
MX5
MX6
MX7

RP23
10
9
8
7
6

10K_10P8R
1 MX3
2 MX2
3 MX1
4 MX0
5

TOUCHPAD & Switch CONN.


+3V

+5V

R651
R652

+3V
+5V

0_4
*0_4

L6

0_6

L9

*0_6

50mil

+TPVDD

By Model

C157
+3V_S5

Power
261/F_4

34
34

L7
L8

TPCLK
TPDATA

C159
*0.01u/25V_4

LED_AMBER/BLUE

R1

110/F_4

LED1 1
BEBL0089Z00
LTST-C190TBKT/BLUE

R656

34

BATLED0#

34

BATLED1#

261/F_4

2
1

RIGHT#

SW4
3
1

330/F_4

SWITCH_1.5

C04 Change SW1,SW2 footprint & PN from DHP00DA1J01 to DHP00532W00. 12/23

HDD_LED
R659

For BA WLAN function

1M_4

Orange

+3V

34

LED3
R615

523/F_4

R660

1M_4

WL_SW#

WL_SW#
1

WLAN
25 LED_WLAN#

2
4

LED2
R605

SW3
3
1

LEFT#

2
4

+3V

HDD
SATA_ACT#

SWITCH_1.5

2
4

1M_4
SWITCH_1.5

SW5
3
1

LEFT#

2
4

LED_AMBER/BLUE
R658

SW6
3
1
SWITCH_1.5

LED5
R606

RV1

3
2

WLAN_LED

SW1
3
1

SWITCH_1.5

2
4

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

BA@EGA-0402

Document Number

Rev
3C

KB/FAN/TP+FP/LED
Date:

13
14

Model EA/EG/BA---->SW5,SW6
VA/VG--------->SW2,SW3

1M_4
430_4

LEFT#

CN3

1M_4

R607

*0_4
*0_4

+3V_S5

RIGHT#

Battery

R117
R116

+3VPCU
R657

RIGHT#
9,10 BOARD_ID4
10 BOARD_ID3
9,13,14,26 CLK_SDATA
9,13,14,26 CLK_SCLK

PWRLED#

Blue

Power Botton
B

C158
*0.01u/25V_4

1M_4

R655

TPCLK_R
TPDATA_R

0_6
0_6

R614

430_4

SUSLED#

R613

1
2
3
4
5
6
7
8
9
10
11
12

TPDATA_R
TPCLK_R

LED4
PWRLED#

34

TP/B
+TPVDD

0.1u/10V_4

PWRLED#

R127
10K_4

34

R125
10K_4

LED

Wednesday, February 08, 2012

Sheet
1

33

of

46

EC(KBC)

L11

PBY160808T-250Y-N/3A/25ohm_6

Power on button

+A3VPCU
+3V

30mil

C229

C227

0.1u/10V_4

10u/6.3V_6
+3VPCU

C21 Reserve 0 R645 connect to DPWROK, add new net DPWROK_EC. 01/05
+3VPCU
R134
1

E775AGND
D12

0.03A(30mils)

0.1u/10V_4

R2
10K_4

10u/6.3V_8

3
126
127
128
1
2

R145
*22_4

C224
*10p/50V_4

CLKRUN#

LFRAME
LAD0
LAD1
LAD2
LAD3
LCLK
GPIO11/CLKRUN

10 SIO_A20GATE

121

GPIO85/GA20

10

122

KBRST/GPIO86

SIO_RCIN#

10 SIO_EXT_SCI#

29

23 EC_FPBACK#

6
124

27 AMP_MUTE#
PLTRST#

9,16,25,29 PLTRST#

25

RF_EN

123

IRQ_SERIRQ

125

10 SIO_EXT_SMI#

33
33
33
33
33
33
33
33

MX0
MX1
MX2
MX3
MX4
MX5
MX6
MX7

54
55
56
57
58
59
60
61

33
33
33
33
33
33
33
33
33
33
33
33
33
33
33
33
33
33

MY0
MY1
MY2
MY3
MY4
MY5
MY6
MY7
MY8
MY9
MY10
MY11
MY12
MY13
MY14
MY15
MY16
MY17

53
52
51
50
49
48
47
43
42
41
40
39
38
37
36
35
34
33

35
MBCLK
35
MBDATA
9
2ND_MBCLK
9 2ND_MBDATA
19
GPUT_CLK
19
GPUT_DATA

MBCLK
70
MBDATA
69
2ND_MBCLK
67
2ND_MBDATA 68
GPUT_CLK
119
GPUT_DATA
120

33
TPCLK
33
TPDATA
ROM 8
ME_WR
25,31 BT_POWERON#

72
71
10
11

A/D

GPIO90/AD0
GPIO91/AD1
GPIO92/AD2
GPIO93/AD3

D/A

GPIO94/DA0
GPI95/DA1
GPI96/DA2

97
98
99
100
101
105
106

ICM

C06 Connect to Q42 & EC GPIO91, Q42 change from reserve


to mount. 12/23

C1
0.1u/10V_4

TEMP_MBAT 35
WAKE_WLAN
C05 25
TP168
ICM
35

WAKE_WLAN
WAKE_SRC_2
ICM
DRAMRST_GATE

LPC

GPIO24/LDRQ
GPIO10/LPCPD
LREST
GPIO67/PWUREQ
SERIRQ
GPIO65/SMI
KBSIN0
KBSIN1
KBSIN2
KBSIN3
KBSIN4
KBSIN5
KBSIN6
KBSIN7

GPIO01/TB2
GPIO02
GPIO03
GPIO04
GPIO05
GPIO06/IOX_DOUT/RTS1
GPIO07
GPIO16
GPIO30
GPIO36/CTS1
GPIO41
GPIO42/SCL3B/TCK
GPIO43/SDA3B/TMS
GPIO44/TDI
GPIO
GPO47/SCL4
GPIO50/PSCLK3/TDO
GPIO51
GPIO52/PSDAT3/RDY
GPIO53/SDA4
GPIO70
GPIO71
GPIO72
GPIO75/SPI_SCK
GPO76/SHBM
GPIO77
GPIO81
GPO82/IOX_LDSH/TEST
GPO84/IOX_SCLK/XORTR
GPIO97

KBSOUT0/JENK
KBSOUT1/TCK
KBSOUT2/TMS
KBSOUT3/TDI
KB
KBSOUT4/JEN0
KBSOUT5/TDO
KBSOUT6/RDY
GPIO56/TA1
KBSOUT7
GPIO20/TA2/IOX_DIN_DIO
KBSOUT8
GPIO14/TB1
KBSOUT9/SDP_VIS
TIMER
KBSOUT10/P80_CLK
GPIO15/A_PWM
KBSOUT11/P80_DAT
GPIO21/B_PWM
KBSOUT12/GPIO64
GPIO13/C_PWM
KBSOUT13/GPIO63
GPIO32/D_PWM
KBSOUT14/GPIO62
GPIO45/E_PWM
KBSOUT15/GPIO61/XOR_OUT
GPIO40/F_PWM/RI1
GPIO60/KBSOUT16
GPIO66/G_PWM
GPIO57/KBSOUT17
GPIO33/H_PWM/SOUT1

64
79
95
96
108
93
94
114
109
15
80
17
20
21
24
25
26
27
28
73
74
75
82
83
84
91
110
112
107
31
117
63

CPUFAN#_DAC 33
WK_GPIO27 10

32
118
62
65
22
16
81
66

ACIN

SUSACK#
NBSWON#
WL_SW#
SUSWARN#

TP171

2
4

C04 Change SW1,SW2 footprint & PN from DHP00DA1J01 to DHP00532W00. 12/23


PCH_GPIO27. 01/12

35

C05 Change WL_SW# from EC GPIO91 to EC GPIO04. 12/23

M_PON_R
SLP_A#_R
DPWROK

R640
R136
*SBA@0_4

SBA@0_4
SBA@0_4
R635

HWPG
dGPU_ALT#_R

R128

*SHORT_4

SM BUS PU(KBC)

WL_SW# 33
TP172
LID591# 23
Connect EC_PWROK_R to EC GPIO30,
M_PON 44
C17 reserve 0 R635 for SBA. 12/29
SLP_A# 7
EC_PWROK_R 7,44
dGPU_OVT# 19
VRON 37

SBA

S5_ON
GPU_PWR_ALERT#

3G_ON

TP177

Do_not_ use_it

TP178

+3VPCU

MBCLK
MBDATA

R124
R123

10K_4
10K_4

GPUT_CLK
GPUT_DATA

R183
R169

10K_4
10K_4

2ND_MBCLK
2ND_MBDATA

R408
R413

10K_4
10K_4

dGPU_ALT# 19
SUSB# 7
C03 Add GPU_TRIP# to EC GPIO47, connect
GPU_TRIP# 19 to NV GPIO08. 12/23
D/C#
35
S5_ON 36,43
HDMI_HPD_EC# 24
GPU_PWR_ALERT# C01
41 Add GPU_PWR_ALERT# to EC GPIO53,
SUSC# 7
connect to PU5.10. 12/21
PWROK_EC 7
PCH_RSMRST# 7
MAINON 31,38,39,42,43

GPU_TRIP#

USBON# 31
USB_CHARGE_ON

H_PROCHOT#

3,37

Q36

EC_ODD_EJ 26
DNBSWON# 7

SLPSUS#

D6 SWITCH_1.5
*VPORT_6

TP169

WK_GPIO27

C28 Change EC GPI96 from WAKE_WLAN to WK_GPIO27, connect to

ECSCI/GPIO54

SW2
3
1

NBSWON#

0.01u/25V_4

C219

E775AGND

C221
8,25 LPC_LFRAME#
8,25 LPC_LAD0
8,25 LPC_LAD1
8,25 LPC_LAD2
8,25 LPC_LAD3
9 CLK_PCI_775

CLK_PCI_775

4.7u/6.3V_6

DPWROK_EC

U16

R645

0.1u/10V_4

*0_4

C171

*0.1u/16V_4

C237

VDD

C518

0.1u/10V_4

102

C538

*0.1u/16V_4

AVCC

C199

0.1u/10V_4

VCC1
VCC2
VCC3
VCC4
VCC5

C165

4.7u/6.3V_6

19
46
76
88
115

RB500V-40
C220

DPWROK

C238

+3VPCU_EC

PROCHOT_EC
31

2
R139
100K_4

TP179

2N7002K

2.2_6
2

SUSON 39
FANSIG 33
CONTRAST 23
PCBEEP_EC 27
PWRLED# 33
BATLED0# 33

CPUFAN#
SUSLED#
WLAN_OFF

TP180
SUSLED# 33
WLAN_OFF 25
BATLED1# 33

C32 Add net WLAN_OFF to connect EC(GPIO66/G_PWM) to CN20.46


( LED_WPAN#) for IOAC feature, reserve 0. 01/18

GPIO17/SCL1
GPIO22/SDA1
GPIO73/SCL2
GPIO74/SDA2
GPIO23/SCL3
GPIO31/SDA3

SMB

GPIO87/CIRRXM/SIN_CR
GPIO34/SIN1/CIRRXL
GPIO46/CIRRXM/TRST
GPO83/SOUT_CR/TRIST

IR

113
14
23
111

USB_BC_ON 31
p75V_ON 39
IOAC_LANPWR# 25

IOAC_LANPWR#
PROCHOT_EC

C08 Connect EC GPIO46 IOAC_LANPWR# to WLAN, R662, add C708, R661, Q48. 12/23

GPIO00/32KCLKIN
VTT
PECI
WPCE885

VTT - the power supply for the PECI signal


PECI - the PECI 3.0 data bus, bidirectional signal.

GPIO55/CLKOUT/IOX_DIN_DIO

DG0.9 and chklist 0.9 apply one series 43ohm near EC side
L13

PBY160808T-250Y-N/3A/25ohm_6

VCC_POR

VCORF

12
13

AGND

+1.05V
EC_PECI

*SHORT_4 +1.05V_VTT_EC
43_4
EC_PECR_R

VREF

86
87
90
92

PCH_SPI_SO 8
PCH_SPI_SI 8
SPI_CS0#_UR_ME
PCH_SPI_CLK 8

30

ECDB_CLOCK

TP183

85

VCC_POR#

R133

104

+A3VPCU

47K/F_4

10K_4

SM BUS ARRANGEMENT TABLE


SM Bus 1

Battery

SM Bus 2

PCH

SM Bus 3

VGA

SM Bus 4

HDMI

40 HWPG_VCCSA
43 HWPG_1.8V
38,40 HWPG_VTT

C173

39 HWPG_VDDR

1u/6.3V_4
pin14
pin22
pin24
pin26
pin28

+VCC_GFX
+3V_D for ATI
+1V for ATI
+1.8V_GPU for ATI
GPU_RST#

pin13
pin21
pin23
pin25
pin27

GFX_PWRGD
dGPU_VRON
+VGPU_CORE
+1.5V_GPU
dGPU_PWROK

+3V

HWPG(KBC)

+3VPCU

R565

VCORF_uR 44

R135
R132

103

77

26 EC_ODD_EN

F_SDI/F_SDIO1
F_SDO/F_SDIO0
F_CS0
F_SCK

PS/2 FIU

GND1
GND2
GND3
GND4
GND5
GND6

Reserve for writing ME

GPIO37/PSCLK1
GPIO35/PSDAT1
GPIO26/PSCLK2
GPIO27PSDAT2

5
18
45
78
89
116

E775AGND

36 SYS_HWPG

D16

BAS316

D21

BAS316

D17

*BAS316

D18

BAS316

D19

BAS316

HWPG

Power sequence
A

NBSWON#
DNBSWON#
SUSON
SUSB#
PWROK_EC
PLTRST#

TP193
TP192
TP195
TP194
TP197
TP196

S5_ON
PCH_RSMRST#
SUSC#

TP186
TP187
TP189

MAINON

TP188

VRON
HWPG

TP191
TP190

+3VPCU

S5_ON

R406

10K_4

M_PON

R650

SBA@10K_4

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

WPCE885 & FLASH


Date:
5

Wednesday, February 08, 2012

Sheet
1

34

of

46

VA1
PJ1
POWER_JACK
VA

1
2
3
4

VA2

PD2
SBR1045SP5-13
1

PL1
FBMA-11-201209-800A50T

PR6
0.01/F_0612

PQ1
AOL1413
VA2

3
2

1
2
3

1
2
3

PR179
220K_4

24707_ACN

PC83
0.1u/50V_6

PQ38
AOL1413

VIN

PR22
short0402

PC7
0.1u/50V_6
PL2
FBMA-11-201209-800A50T

PD1
SMAJ20A

PC1
0.1u/50V_6

PC2
2200p/50V_6

PR20
33K/F_4

24707_ACP

PC5
2200p/50V_6
PD3
1N4148WS

PR183
220K_4

recommend 200mA at least.

PR23
short0402
D/C#

PR19
10K_4

34

PR21
short0402

PC6
0.1u/50V_6

PQ4
IMD2AT108

2
PQ3
2N7002K

24707_ACP
VA2

24707_ACN

PC20
0.1u/50V_6

PC19
0.1u/50V_6

PR32
10K/F_4

24707_VCC
PR191
100K_4

PR184
20_1206

20

REGN

16

24707_REGN

VCC
BTST

17 24707_BST

SDA

18

24707_DH

PHASE

19

24707_LX

SCL

LCDRV

15

PGND

14

24707_DL

PL4
FBMA-11-201209-800A50T

24707_CMPOUT

PR24
10_6

CMPOUT
SRP

BAT-V

10

PR14

1M_4

24707_CMPIN 4

PR25
*100K_4

+3VPCU

24707_SRP

13

SRN

12
PR26
7.5_6

PC98
0.1u/25V_4

VN

CH2

VP

CH3

24707_SRN

PC24
0.01u/25V_4

34
34

ICM
A

PC23
100P/50V_4

MBDATA

Quanta Computer Inc.

2
2

+3VPCU
MBCLK

PROJECT : ZQS 45W


Size

Add ESD diode base on EC FAE suggestion

Document Number

Rev
3C

Charger(bq24707A)
Date:

PC91
10u/25V_1206

MBCLK
MBDATA
PU1
IP4223-CZ6

TEMP_MBAT

PC93
10u/25V_1206

PR12
100_4

34

PC94
2200p/50V_6

REGN MAX voltage 6.5V


V_ILIM=20*(VSRP-VSRN)=20*Ichg*Rsr
=0.793V for 3.965A current limit

PC11
*47p/50V_6

CH4

PR189
short0402

24707_SRN

C114F3-108A1-L_Batt_Conn

PR35
100K/F_4

24707_SRP
PC8
*680p/50V_6

PC22
0.1u/25V_4

CMPIN

TEMP_MBAT 34

PR185
short0402

PQ37
MDV1528URH

PC97
0.1u/25V_4

ILIM

IOUT

TEMP_MBAT

PR36
316K/F_4

PR9
100_4

PL3
FBMA-11-201209-800A50T

GND
GND
GND
GND
GND

24707_ILIM
PJ2

PR8
*4.7_6

IFAULT#

21
22
23
24
25

MBAT+

PR188
*10K_4

11

3
2
1

24707_IFAULT#

CH1

BAT-V

PR27
10K_4

PC13
*100p/50V_6

PR180
0.01/F_0612
PL6
6.8uH_7X7X3

+3VPCU

PC10
0.1u/50V_6

PR11
100_4

PC4
*10u/25V_1206

For EMI

PQ36
MDV1528URH

PU2
BQ24707A

PR34
short0402
MBCLK

PR13
short0402

PC9
PC3
*10u/25V_1206 *10u/25V_1206

ACOK#

PR33
short0402
MBDATA

HIDRV

3
2
1

PQ6
2N7002K

PC12
*47p/50V_6

PC85
4.7u/25V_8

PC81
*10u/25V_1206

PC16
47n/50V_6

10 1
2
3
4
5
6
7
9 8

PC84
2200p/50V_6

PR18
short0603

PC15
0.47u/25V_6

ACIN

PD4
RB500V-40

34

PR190
100K_4

ACDET

24707_ACDET 6

VIN
PC17
1u/16V_6

ACN

+3VPCU

ACP

+3VPCU

PC18
0.1u/50V_6

PR31
63.4K/F_4

PR186
short0603

PR187
*0_6

Sheet

Wednesday, February 08, 2012


1

35

of

46

MAIND

MAIND

SYS_SHDN#

15,39,43

SYS_SHDN#

3,19,43

Ven=7.23V

34

SYS_HWPG

VIN

+3VPCU

VIN

VL

8223REF

VL
VIN

EN

+3V_PG

23

PGOOD

5V_DH

21

PC74
0.1u/50V_6

UGATE1

22

BOOT1

PR164
1/F_6
5V_LX

20

PHASE1

5V_DL

19

LGATE1

24

VOUT1

PC164
4.7u/25V_8

+3VPCU

PU6
RT8223P

SKIPSEL

14

+3V_SKIP

TONSEL

+3V_TON

UGATE2

10

+3V_DH

BOOT2

PHASE2

11

PR152
1/F_6
+3V_LX

LGATE2

12

3V_DL

PQ53
MDV1528URH

PC68
0.1u/50V_6

PL14
2.2uH_7X7X3

+3VPCU
3.3 Volt +/- 5%
TDC : 7.8A
PEAK : 8.5A
OCP : 9A
Width : 220mil

FB2

GND

GND

OUT2

PR148
*4.7_6

+3VPCU_FB

4
PC168
0.1u/50V_6
PQ54
MDV1595SURH

PC75
*680p/50V_6

PR248
10K/F_4

PC167
0.1u/10V_4

PR245
100K/F_4

PC165
330u/6.3V_6X5.7

PC66
*680p/50V_6

3
2
1

8223_EN
PR250
10K/F_4

PR156
6.81K/F_4

15

ENTRIP2

25

ENTRIP1

ENC

FB1

PR243
short0402

1
2
3

PC169
0.1u/50V_6

+5VPCU_FB

18

PQ58
MDV1595SURH

PR166
*4.7_6

+
PC173
330u/6.3V_6X5.7

PR157
short0402

PL15
2.2uH_7X7X3

PR158
*0_4

REF

13

VREG3

SYS_SHDN#

1
2
3

PR160
15.4K/F_4

PR249
short0402

16

PR155
330K/F_4

VIN
PQ57
MDV1528URH

PC163
2200p/50V_6

17

PR163
*100K/F_4

+5VPCU
5 Volt +/- 5%
TDC : 6.63A
PEAK : 8.5A
OCP : 9A
Width : 260mil

PR159
*0_4

PR165
*SHORT_4

+5VPCU 31

PC166
1u/6.3V_4

3
2
1

PC72
0.1u/25V_4

VREG5

PC172
2200p/50V_6

8223_VIN

PC170
4.7u/25V_8

8223_EN

PC162
100u/25V_6X5.8

+5VPCU

10u/6.3V_8

PR154
665K/F_4

PC73

PR162
10/F_8

4.7u/6.3V_6

1
2

PC69

VIN

PR251
107K/F_4

PR246
113K/F_4

Change 11/1

OCP:9A

PD6
DA3J101F0L

L(ripple current)
=(9-5)*5/(2.2u*0.4M*9)
=2.525A
Iocp=9-(2.525/2)=7.74A
Vth=7.74A*14mOhm=0.10832mV
R(Ilim)=(108.32mV*10)/10uA
~107K

L(ripple current)
=(9-3.3)*3.3/(2.2u*0.5M*9)
~1.9A
Iocp=9-(1.9/2)=8.05A
Vth=8.05A*14mOhm=112.7mV
R(Ilim)=(112.7mV*10)/10uA
=112.7K

3V_DL

3
PR151
short0603

1
PC70
0.1u/50V_6

OCP:9A

PC65
0.1u/50V_6

PR247
short0603

2
PD7
DA3J101F0L

3
PC67
0.1u/50V_6

+15V_ALWP

+15V
PR153
22_8

PC71
0.1u/50V_6

+5VPCU

+5VPCU

PR252
*1M_6

PR244
1M_6

MAIND

PQ59
MDV1528Q

PQ29
MDV1528Q

PQ55
AO3404

2
+5V_S5

PQ30
2N7002K

PQ60
MDV1528Q

3
2
1
2
PQ28
2N7002K

2
PR149
1M_6

S5D

PQ27
DTC144EUA

MAIND 4

3
S5_ON

34,43

+3VPCU

PR161
22_8

S5D 4
A

+3VPCU

3
2
1

PR242
22_8

VIN

PR150
1M_6

+15V

+5V_S5

3
2
1

+3V_S5

VIN

PQ56
2N7002K

PC171
*2200p/50V_4

+5V

TDC : 2.63A
PEAK : 3.5A
Width : 120mil

TDC : 3.45A
PEAK : 4.6A
Width : 140mil

+3V

+3V_S5

TDC : 3.2A
PEAK : 4.27A
Width : 140mil

TDC : 1.28A
PEAK : 1.7A
Width : 60mil

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Rev
3C

SYSTEM 5V/3V (RT8223P)


Date:

Document Number
Wednesday, February 08, 2012

Sheet
1

36

of

46

+VCC_CORE

VIN
PR206
2.2/F_6

47

51650_CDH1

PR87
short0603

51650_V5DRV

PC125
4.7u/6.3V_6

51650_V5

43

PR93
10_6

48

PC128
2.2u/6.3V_4

51650_CSW2

39

51650_CBST2

38

51650_CDH2

42

PC138
33n/25V_4

Close to the
VR side.
PR211
short0603

51650_CCSN2
PC147
*0.1u/25V_4

PR241
IOP@2.2/F_6

VR_SVID_DATA

51650_GTHERM

51650_CTHERM

PC116
*IOP@0.1u/25V_4

11/1 Add

PR197
IOP@100K/F_4_4250NTC

Place NTC close to the


GFX_CORE Hot-Spot.

PR99
100K/F_4_4250NTC

PC122
IOP@33n/25V_4

Close to the
VR side.

VR_SVID_CLK

51650_GCSN1

+VCC_CORE

Place NTC close to the


VCORE Hot-Spot.

+VCC_GFX

5,45,46

PC117
*IOP@0.1u/25V_4

PR272
EV@0_4

5,45

Close with
AXG inductor

IV@ for Internal VGA(+VCC_GFX enable)


EV@ for External VGA(+VCC_GFX disable discrete only)
4

1
2

PC43
2200p/50V_4

1
2

PC112
2200p/50V_4

1
2

PC155
IOP@330u/2V_7343

+VCC_GFX
TDC : 38A
PEAK : 50A
OCP : 55A
Width : 1840mil

GFX_CORE Load Line :


-3.9mV/A for GT2

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

+VCC_CORE/+VGFX (TPS51650)
Date:

PC160
IOP@4.7u/25V_8

PC158
IOP@2200p/50V_4

PC161
IOP@4.7u/25V_8
4

+VCC_GFX

PC152
IOP@10u/6.3V_8

51650_GCSP1

PR207
15.8K/F_4

VR_SVID_ALERT#

DCR=0.8mOhm

PC154
IOP@0.1u/10V_4

PR204
*75/F_4

PR271
EV@0_4

IOP@0_4

7
6
5

+3V

PR136

51650_GDL1

IOP@17.4K/F_4

8 G2

PL13
IOP@0.36uH_LDCR
1
2

PR137

PQ52
FDMS3606S

1
2

51650_GSW1

10
11
12
13
14

PR135
IOP@28.7K/F_4

S1/D2

PR82
IOP@165K/F_4

1 G1

PR221
IOP@100K/F_4_4250NTC

+5V_S5
PC156
IOP@1u/10V_4

PC59
IOP@4.7u/25V_8

2
51650_GDH1
51650_GSW1

8
7
6
5
9

IOP@TPS51601DRBR
PR203
130/F_4

VIN

PC64
PR147
IOP@2200p/50V_6 IOP@2.2_6

DRVH
SW
VDD
DRVL
PAD
TPAD1
TPAD2
TPAD3
TPAD4
TPAD5

51650_VREF

PC159
IOP@0.1u/50V_6

BST
SKIP
PWM
GND

S2
S2
S2

1
2
3
4

D1
D1
D1

PU10

Close to VR

PR198
15.8K/F_4

AXG

+VCC_GT_VIN

PC157
IOP@0.22u/25V_6

51650_VREF

PR205
54.9/F_4

51650_GBST1
PR78
IOP@4.02K/F_4

PR286
EV@0_4

PC119
IOP@47p/50V_4

PR285
EV@0_4

51650_GSKIP#
51650_GPWM1

PC35
0.1u/10V_4

VCORE Load Line :


1.9mV/A

Close with
phase2 inductor

PC121
*0.01u/50V_4

Close to the
CPU side.

+VCC_CORE
TDC : 54A
PEAK : 94A
OCP : 100A
Width : 4000mil

PR68
28.7K/F_4

PC148
*0.1u/25V_4

PC118
0.1u/10V_4

PR75
*10_4

PR91
100K/F_4

PC140
4.7u/25V_8

51650_CCSP2

+VCC_CORE

VIN
PR74
IOP@0_4

51650_VRON

PC115
4.7u/25V_8

PC34
2200p/50V_6

S2
S2
S2

51650_CDL2

DCR=0.8mOhm

short0402

40

PQ41
FDMS3606S

8 G2

PL11
0.36uH_LDCR
1
2

51650_CSW2

PC142
0.1u/10V_4

51650_CDL2

S1/D2

PR69

41

1 G1
51650_CSW2

51650_CDL1

17.4K/F_4

51650_CSW1

44

PR70

51650_CBST1

45

PR83
2.2_6

46

51650_CDH2

PC114
4.7u/25V_8

D1
D1
D1

PC124
0.22u/25V_6

PC113
0.1u/50V_6

51650_CBST2

5 VSS_AXG_SENSE

5 VCC_AXG_SENSE

+1.05V

VIN

PR200
2.2/F_6

7
6
5

51650_CTHERM
1
PAD
49

36
51650_CPWM3

CPWM3

GPWM2
35
51650_GPWM2

GPWM1
34
51650_GPWM1

GTHERM
32
51650_GTHERM

GCSN2
31
51650_GCSN2

GCSP2
30
51650_GCSP2

GCSP1

PR196
10K/F_4

51650_CCSP1
4

PC136
0.1u/10V_4

51650_CCSN1
5
CCSN1

CTHERM

51650_CCSN2
6

CCSP1

51650_CCSP2
7
CCSP2

51650_CCSP3
8

CCSN2

51650_CCSN3
9

CCSP3

51650_CCOMP
10

CCSN3

51650_CVFB
11

CCOMP

51650_CGFB
12

PR77
*10_4

PGND

51650_VBAT

Close with
phase1 inductor

PR193
100K/F_4_4250NTC

PR76
IOP@0_4

29

VDIO

PC120
*330p/50V_4

Parallel

CDH2

ALERT

+VCC_GFX
B

CVFB

VCLK

51650_GCSP1

20

GCSN1

19

VR_SVID_DATA

28

VR_SVID_ALERT#

5 VR_SVID_DATA

CBST2

51650_GCSN1

5 VR_SVID_ALERT#

CSW2

VR_HOT

GCOMP

PC127
1u/6.3V_4

CDL2

GGFB

PC36
43p/50V_4

CDL1

GPGOOD

GVFB

18

PU9
TPS51650RSLR

CPGOOD

21
VR_SVID_CLK

5 VR_SVID_CLK

CSW1

VR_ON

23

3,34 H_PROCHOT#

CBST1

V3R3

27

*0_4

GSKIP

TPAD1
TPAD2
TPAD3
TPAD4
TPAD5
TPAD6
TPAD7
TPAD8
TPAD9
TPAD10
TPAD11
TPAD12
TPAD13
TPAD14
TPAD15
TPAD16

16

CDH1

37

PC146
*0.1u/25V_4

+5V_S5

50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65

33

17
PR201

V5DRV

GF-IMAX

short0402

3,7 IMVP_PWRGD

VREF

14
24

15
51650_VRON

V5

SLEW

25

PR92
*100K/F_4

PR202
1.91K/F_4

PR86
1.91K/F_4

PR84
*499/F_4

51650_GSKIP#

VBAT

GOCP-R

51650_GCOMP

22

51650_GF-IMAX

26

13

51650_SLEW

51650_GGFB

51650_GOCP-R

CF-IMAX

51650_GVFB

+3V_S5

COCP-R

CGFB

2
51650_CF-IMAX

PR88

8.25K/F_4

47p/50V_4
PC133

PR126
56.2K/F_4

VIN

VRON

51650_CCSN1

51650_VREF

PC129
1u/6.3V_4

34

PC145
*0.1u/25V_4

Close to the
VR side.

PR98

PR111
39.2K/F_4

PR110
41.2K/F_4
PR125
24K/F_4

PR124
IOP@39K/F_4

PR123
20K/F_4

PR109
IOP@2.37K/F_4

PR108
*22.6K/F_4

PR107
IOP@110K/F_4
PR122
IOP@24K/F_4

PR106
*0_4
PR121
IOP@100K/F_4

51650_COCP-R

PC111
330u/2V_7343

45

PC139
330u/2V_7343

45

51650_GCSN2

+
PC109
10u/6.3V_8

51650_GCSP2

51650_GCSN2

51650_CCSP1

+VCC_CORE

PC143
10u/6.3V_8

45

short0402

45

51650_GPWM2

51650_GCSP2

11/21

DCR=0.8mOhm

PC110
0.1u/10V_4

45

51650_CCSN3

51650_GPWM2

PR116

51650_CCSP3

51650_CCSN3

PC151
100u/25V_6X5.8

PR120
28.7K/F_4

51650_CCSP3

51650_VREF

PR214
100K/F_4_4250NTC

45

PC38
2200p/50V_6

51650_CPWM3

S2
S2
S2

51650_CPWM3

7
6
5

45

PC137
33n/25V_4

51650_VREF

51650_GSKIP#

+
PC149
100u/25V_6X5.8

PR119

8 G2

51650_VREF

+3V

PQ48
FDMS3606S

51650_CDL1
51650_GSKIP#

PL12
0.36uH_LDCR
1
2

51650_CSW1

17.4K/F_4

PC135
*0.01u/50V_4

Close to the
CPU side.

+1.05V

S1/D2

PR89
2.2_6

51650_CSW1
PR97
*10_4

Check pull up resister to


1.05V for H_PROCHOT#

2
1 G1

PR101
160K/F_4

short0402

PR96

VSS_SENSE

PC126
0.22u/25V_6
51650_CDH1

PR100
160K/F_4

short0402

PC141
4.7u/25V_8

PR94

PC42
0.1u/50V_6

VCC_SENSE

D1
D1
D1

Parallel
5

VIN

51650_CBST1

PC134
*330p/50V_4

PR95
*10_4

Wednesday, February 08, 2012

Sheet
1

37

of

46

VIN

PC92
2200p/50V_4

V5

17

13
12

51219_SW

DL

10

51219_DL

COMP

GND
7

VSNS
51219_VSNS

51219_GSNS

51219_REFIN

PC87
0.01u/16V_4

PR7
*100_4

+
PC103
0.1u/50V_6

PC102
560u/2.5V_6X5.7

PC21
*680p/50V_6

PR10
10_4

PR3
short0402

1n/50V_4
PC88

PR5
10_4
1n/50V_4

PR2
*11K/F_4

PR28
*4.7_6

PQ40
RJK03K5DPA

PR174
short0603

PC82

PR1
short0402

8
4

PR4
*10K/F_4
0.01u/25V_4

PC80
0.1u/10V_4

Close to output cap

RDSon 3.9mOhm

PC79

+3V_S5

+1.05V

PQ39
RJK03J6DPA
PL7
0.68uH_7X7X3

SW

VREF=2V
51219_REF

PC89
0.1u/25V_6

BST

PGND
VREF

PR182
64.9K/F_4

PR181
2_6

11

1
2
3

PAD

18
PAD

19
PAD

20
PAD

TRIP

PR178
1K/F_4

21

MODE

PC90
1u/6.3V_4

PU8
TPS51219RTER

GSNS

51219_TRIP 6

OCP=18A
L ripple current
=(19-1.05)*1.5/(0.68u*500k*19)
=2.918A
Vtrip=20-(2.918/2)*4.3mohm
=0.07972V
Rlimit = 0.07972/10uA*8=63.78Kohm

+1.05V
1.05 Volt +/- 2%
TDC : 13.2A
PEAK : 17A
OCP : 20A
Width : 680mil

EN

51219_MODE 15

PC86
*0.1u/10V_4

PC96
4.7u/25V_8

1
2
3

14

51219_V5

PR16
short0402

51219_DH

DH

REFIN

31,34,39,42,43 MAINON

PGOOD

51219_EN

16

34,40 HWPG_VTT

PAD

PAD

22

PR15
10_6

PR177
100K_4

PC95
4.7u/25V_8

+5V_S5

+3V

VTT_VCCP_SENSE 5
VTT_VSSP_SENSE 5
PR175
short0402

RC filter is for improve


Jitter performance.

PR176
*100_4

+1.05V
+3V_S5
VIN
+5V_S5
+3V

3,5,7,8,9,11,23,34,37,42,43,46
7,8,9,10,11,15,16,29,31,33,36,37,43,44
23,35,36,37,39,41,42,43,44,45,46
11,27,31,36,37,39,40,41,45,46
3,7,8,9,10,11,13,14,16,20,23,24,25,26,27,29,33,34,36,37,39,40,41,42,43,45,46

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

+1.05V (TPS51219)
Date:
5

Wednesday, February 08, 2012

Sheet
1

38

of

46

TDC : 0.75A
PEAK : 1A
Width : 40mil
TDC : 0.38A
PEAK : 0.5A
Width : 20mil

+0.75V_DDR_VTT

+0.75V_DDR_VTT 13,14,43

PC174
10u/6.3V_8

PC175
10u/6.3V_8
D

+SMDDR_VREF

Close to IC

PC177
0.22u/10V_4

Greater than or equal 40mil


+5V_S5

20

PGOOD

51216_S3
*0_4
short0402

17

S3

51216_S5

16

34 HWPG_VDDR

PC176
10u/6.3V_8

PC180
1u/10V_4
VIN

VLDOIN

3
VTT

1
VTTSNS

4
VTTGND

21

5
VTTREF

PAD

PR253
100K/F_4

PAD

22

+3V

V5IN

12

DRVH

14

VBST

15

51216_DRVH
PR262
2_6
51216_VBST

SW

13

51216_SW

PC189
PC187
2200p/50V_4 4.7u/25V_8

11

PGND

10

+1.5VSUS 11,13,14,15,42,46
1
2
3

PC181
0.1u/50V_6

PQ61
RJK03J6DPA
+1.5VSUS
PL16
0.68uH_7X7X3

51216_DRVL

+1.5V_SUS
1.5 Volt +/- 5%
TDC : 14.67A
PEAK : 18A
OCP : 20A
Width : 600mil

PR270
*4.7_6

+
1
2
3

GND

PAD

DRVL

PC188
4.7u/25V_8

VREF=1.8V

23

PAD

PAD

26

24

TRIP

PAD

18

25

51216_TRIP

MODE

REF

PR257
60.4K/F_4

51216_MODE 19

PU11
TPS51216RUKR

VDDQSNS

PR255
200K/F_4

S5

PR261
short0402

SUSON

REFIN

34

PR259
PR287

31,34,38,42,43 MAINON
34
p75V_ON

PQ62
RJK03K5DPA

PC183
0.1u/50V_6

PC182
560u/2.5V_6X5.7

PC195
*680p/50V_6

51216_REFIN

51216_REF
PC178
0.1u/10V_4

51216_S3

PR260
*0_4

51216_S5

PR258
short0603

RDSon=3.9mohm

PR256
10K/F_4

Close to output cap

+1.5VSUS

PR254
51K/F_4

PC179
0.01u/25V_4

+1.5V
+5V_S5

11,25,43
11,27,31,36,37,38,40,41,45,46

TDC : 0.38A
PEAK : 0.5A
Width : 20mil

15,36,43 MAIND

+SMDDR_VREF 13,14,15

PQ35
AO3404
+1.5V

OCP=20A
L ripple current
=(19-1.5)*1.5/(0.68u*400k*19)
=5.079A
Vtrip=20-(5.079/2)*4.3mohm
=0.07508V
Rlimit=0.07508/10uA*8=60.063Kohm

S3

S5

+1.5VSUS

REF

VTT

S0

ON

ON

ON

S3 (mainon off)

ON

ON

OFF

S4/S5

OFF

OFF

OFF

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Rev
3C

DDR 1.5V(TPS51216)
Date:

Document Number
Wednesday, February 08, 2012

Sheet
1

39

of

46

VID0

VID1

+VCCSA

0.9V

0.8V

0.725V

0.675V

+3V

PC4002
0.1u/10V_4

default 0.9V

PC4003
10u/10V_8

+VCCSA
0.9 Volt +/- 2%
TDC : 4.2A
PEAK : 6A
Width : 240mil

PC4004
10u/10V_8

+5V_S5
+VCCSA

19
SW

11

PGOOD

SW

10
9

VID0

SW

VCCSA_VID1

15

VID1

SW

25

AGND

PR4008
*0_4

10u/6.3V_8

10u/6.3V_8
PC4008
0.1u/50V_6

11/21 for layout issue

SLEW
4

PR4004
100_4

51461_SLEW

VREF
2

51461_VREF

PR4005
1K_4

PR4009 4.99K/F_4
3

PR4011
1K_4

VOUT

14

COMP

VCCSA_VID0

GND

PC4018

SW

MODE

PC4009
*0.1u/10V_4

EN

51461_MODE 6

PR4003
short0402

TPS51461
PU4001

13

PC4017

51461_EN

34,38 HWPG_VTT

51461_SW

10u/6.3V_8

34 HWPG_VCCSA

PC4016

10u/6.3V_8

PL4001
0.47uH_7X7X3

PC4015

20

21

22
VIN

V5FILT

51461_BST

10u/6.3V_8

16

12

PC4014

17

BST

10u/6.3V_8

51461_FILT

PGND

V5DRV

PGND

18

PGND

PR4001
short0603

PC4005
1u/6.3V_4

+VCCSA 5
PC4006
0.1u/50V_6

PC4013

PR4002
100K_4

VIN

VIN

24

+3V

23

PC4001
2.2u/6.3V_6

51461_VOUT

VCCSA_SENSE 5

PC4010
0.01u/16V_4

PR4010
short0402

PC4011
0.22u/10V_4
PR4006

short0603

PR4007

short0603

PC4012
3.3n/50V_4

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

VCCSA(TPS51461)
Date:
5

Wednesday, February 08, 2012

Sheet
1

40

of

46

N13P-GL QS sample, boot up voltage set to 0.95V. VID2,3,5


N13P-GS ES sample, boot up voltage set to 0.90V. VID4,5
N13M-GS ES sample, boot up voltage set to 0.90V. VID4,5

+3V_GFX

default 1.1V
H_VID0
PR212

EOP_VID0_H@10K/F_4

PR216

EOP_VID1_H@10K/F_4

PR220

EOP_VID2_H@10K/F_4

PR225

EOP_VID3_H@10K/F_4

PR228

EOP_VID4_H@10K/F_4

PR130

EOP_VID5_H@10K/F_4

H_VID1

VID

H_VID2

VDAC(V)

H_VID3

N13P-GL

0.9500

N13P/M-GS

0.9000

H_VID4

51728_DRVL2

51728_CSP2

10

THAL

CSN2

51728_CSN2

H_VID0

20

VID0

H_VID1

19

VID1

DRVH1

21

51728_DRVH1

51728_CSN2

H_VID2

18

VID2

VBST1

22

51728_VBST1

PC61
*EOP@0.1u/25V_4

H_VID3

17

VID3

LL1

23

51728_LL1

H_VID4

16

VID4

DRVL1

24

51728_DRVL1

H_VID5

15

VID5

CSP1

51728_CSP1

14

VID6

CSN1
PU5
EOP@TPS51728RHAR

51728_CSN1

38 51728_V5FILT

PC50
EOP@2.2u/10V_6

51728_DRVL1 4

4
PQ26
*EOP@AON6780

PQ44
EOP@AON6780

51728_IMON
PC63
*EOP@0.1u/25V_4
PR240
EOP@0_8

51728_GFB

16 GPUVSS_SENSE
PR142
EOP@0_4

Close to the
VR side.

PC53

51728_VFB

16 GPUVCC_SENSE

PR141
PC54
EOP@11.3K/F_4 EOP@3300p/50V_4
PR239
EOP@100_4

EOP@0.022u/25V_4

PR144
EOP@0_4
A

1
2

PC131
EOP@2200p/50V_4

PC39
EOP@4.7u/25V_8

PC130
EOP@4.7u/25V_8

3
EOP@17.8K/F_4

PL9
EOP@0.36uH
2

DCR=1.1mOhm

PC153
EOP@100u/25V_6X5.8

PC132
EOP@2200p/50V_4

PC144
EOP@4.7u/25V_8

51728_CSP1
PR238
EOP@100_4

PR237
EOP@200K/F_4

PR73
EOP@27.4K/F_4

PC55

EOP@0.022u/25V_4

PQ46
EOP@AON6414AL

51728_LL1

+VGACORE 20
+VGACORE

+
PC106
EOP@10u/6.3V_8

PR209
*EOP@10K/F_4

PC48
EOP@4.7u/25V_8

51728_DRVH1

PC108
EOP@0.1u/10V_4

PU
V5FILT

PC46
EOP@0.22u/25V_6

PC105
EOP@330u/2V_7343

PR236
EOP@200K/F_4

32 51728_OSRSEL

THRM

+VGACORE

OSRSEL

SLEW

PR234
EOP@100K/F_4_3540NTC

Place NTC close to the


GPU Hot-Spot.

31 51728_TRIPSEL

3
PR80 EOP@17.8K/F_4
4
PR72 EOP@0_4

9
PR145
EOP@11.8K/F_4

51728_TONSEL

TRIPSEL

VIN

PR90
EOP@2.2_6

PR227

36 51728_TONSEL

PR104
EOP@2.2/F_6

PC40
EOP@2200p/50V_4

PR132
EOP@0_4

IMON

PR114
*EOP@0_4

PR233
EOP@113K/F_4

51728_SLEW 37
*EOP@316K/F_4

TONSEL
VREF

GFB

PR229
*EOP@0_4

PR112
*EOP@0_4 51728_VBST1

PR81
EOP@27.4K/F_4

PC56
EOP@0.22u/10V_6

DROOP

11

+3V

PR140
EOP@8.2K/F_4
51728_VREF 40

+3V

PR118
EOP@0_4

PC51
EOP@1200p/50V_4

+VGPU_CORE (N13P-GS)
Countinue current:50A
Peak current:55A
OCP minimum 60A
Loadline=0mV/A

25

PC44
EOP@0.1u/50V_6

PGND
39

VFB

PC52

51728_DROOP
EOP@68p/50V_4

PR195
EOP@100K/F_4_3540NTC

EOP@0_4

1
2
3

PR115

GPU_VID5

1
2
3

19

EOP@0_4

1
2
3

EOP@0_4

PR134

EOP@0_4

PR131

GPU_VID4

PR215

GPU_VID3

19

PR210
*EOP@0_4

19

PC60
*EOP@0.1u/25V_4

Close to the
VR side.

*EOP@0_4

EOP@0_4

PC104
EOP@330u/2V_7343

51728_CSP2

PR219

PR127

TPAD1
TPAD2
TPAD3
TPAD4
TPAD5
TPAD6
TPAD7
TPAD8
TPAD9
TPAD10
TPAD11
TPAD12
TPAD13
TPAD14
TPAD15
TPAD16

GPU_VID2

GND

EOP@0_4

19

EOP@0_4

PR117

42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57

PR113

GPU_VID1

+VGACORE

PC123
EOP@10u/6.3V_8

27

CSP2

PC107
EOP@0.1u/10V_4

DRVL2

EN

PC150
EOP@100u/25V_6X5.8

+
PR71 EOP@0_4

SLP

PCNT

PC37
PR85
EOP@2200p/50V_4
EOP@2.2_6

51728_LL2

GPU_PWR_ALERT#

19

1
2
3

28

12

GPU_VID0

1
2
3

26

51728_VBST2

LL2

EOP@100K/F_4

19

V5IN

51728_DRVH2

29

PG

EOP@0_4

34 GPU_PWR_ALERT#

PQ45
EOP@AON6780

30

PGD

34

51728_EN 35
PR223

PQ25
*EOP@AON6780

VBST2

33

EOP@2.2K_4
51728_PCNT 13

PR224

PL10
EOP@0.36uH
DCR=1.1mOhm
2

PR79

1
2
3
5

DRVH2

*EOP@100K/F_4

PR143

51728_V5FILT

PQ43
EOP@AON6414AL

PC47
EOP@2.2u/10V_6

PR232

C01 Add GPU_PWR_ALERT# to EC


GPIO53, connect to PU5.10.
12/21

5
4

PR208
*EOP@10K/F_4
51728_LL2

19 GPU_DPRSLPVR

10,42 dGPU_VRON

PC41
EOP@0.1u/50V_6

PR139 EOP@100K/F_4

EOP@56_4
PR146

+5V_S5

51728_DRVL2 4

VIN

PC45
EOP@0.22u/25V_6
51728_DRVH2

VGA_PG

PR103
EOP@2.2/F_6
51728_VBST2

PR217 EOP@100K/F_4

PR128 *EOP@10K/F_4

EOP_VID1_L@10K/F_4

EOP_VID2_L@10K/F_4

EOP_VID3_L@10K/F_4

EOP_VID4_L@10K/F_4

EOP_VID0_L@10K/F_4
PR213

PR218

PR222

PR226

+3V

PwPd

42

PR231

PR235

EOP_VID5_L@10K/F_4

H_VID5

41

GPU SKU

PC62
*EOP@0.1u/25V_4
51728_CSN1

Close to the
GPU side.

PC58
EOP@1n/50V_4

Quanta Computer Inc.

PR199
EOP@100K/F_4_3540NTC

PC57
EOP@1n/50V_4

PROJECT : ZQS 45W


Size

Document Number

Date:

Wednesday, February 08, 2012

Rev
3C

VGPU Core (TPS51728)


5

Sheet
1

41

of

46

VIN

PR168
EOP@1M_4

PR173
*EOP@0_4

+3V_GFX

PR167
EOP@22_8

PR170
EOP@1M_4

31,34,38,39,43 MAINON
3

PQ34
EOP@AO3404
1

VIN

+3V_GFX

PC76
PQ32
*EOP@2200p/50V_4
EOP@2N7002K

PQ31
EOP@2N7002K

PQ33
EOP@PDTC143TT

PR172
EOP@100K_4

+1.5V_GFX

+1.5VSUS

+15V

PR17
EOP@1M_4

VGA_PG

dGPU_D1

1
2
3
2
PQ49
EOP@2N7002K

PQ50
EOP@PDTC143TT

PQ2
EOP@2N7002K

PC49
EOP@1u/10V_4

PR129
EOP@100K_4

PQ5
EOP@RJK03K5DPA
+1.5V_GFX

PC14
*EOP@2200p/50V_4

PR102
EOP@1M_4

PR138
*EOP@0_4
10,41 dGPU_VRON

TDC : 5.67A
PEAK : 7.56A
Width : 240mil

41

PR230
EOP@22_8

PR105
EOP@1M_4

PR133
EOP@0_4

PR169
EOP@1M_4

9 dGPU_PWR_EN

TDC : 1.04A
PEAK : 1.38A
Width : 50mil

dGPU_D
PR171
EOP@0_4

+3V

+15V

+1.05V_GFX

PR46
EOP@1M_4

+1.05V

+15V

PR51
EOP@22_8

VIN

PR50
EOP@1M_4

+1.5V_GFX
3

PR48
EOP@100K_4

PQ12
EOP@PDTC143TT

2
PQ10
EOP@2N7002K

PQ11
EOP@2N7002K

PC30
*EOP@2200p/50V_4

PQ9
EOP@MDV1528Q
+1.05V_GFX

PR49
EOP@1M_4

PR47
EOP@0_4

3
2
1

dGPU_D2

TDC : 3.5A
PEAK : 5A
Width : 120mil

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

GPU_PWR
Date:
5

Wednesday, February 08, 2012

Sheet
1

42

of

46

PC78
10u/6.3V_8

PC77
0.1u/25V_4

PR264
*100K/F_4

HWPG_1.8V
MAINON

PC184
1000p/50V_4

PR267
10K/F_4

PC194
*100p/50V_4

TPS54318RTER

VIN

PH

10

VIN

PH

11

VIN

PH

12

14

PW RGD

BOOT

13

15

EN

VSNS

GND

GND

AGND

COMP

RT/CLK

SS

PR266
121K/F_4

PC193
1200p/50V_4

PL5
1uH_7X7X3

PR263
short0603
PC185
0.1u/50V_6

R1

PR268
100K/F_4

R2

PR269
78.7K/F_4

+1.8V_VSNS

22
21
20
19
18
17

PR265
*100K/F_4

PU7

16

PAD
PAD
PAD
PAD
PAD
PAD

+3V_S5

34

+1.8V
1.8 Volt +/- 5%
TDC : 1.61A
PEAK : 2A
Width : 60mil

+1.8V

+3VPCU

31,34,38,39,42

PC192
0.01u/25V_4

PC186
0.1u/25V_4

V0=0.8*(R1+R2)/R2

PC190
10u/6.3V_8

PC191
10u/6.3V_8

VIN

PD5
DA2J10100L

PR55
1M_6

Thermal protection

PQ16
AO3409

S5_ON 2

S5_ON

PR52
short0603

PQ13
DTC144EUA

VIN

+3V

3,19,36

PR67
1M_4

+1.05V

+1.8V

+15V

PR61
*22_8

PR63
*22_8

PR65
1M_4

15,36,39

MAIND

PQ18
2N7002K

PQ22
*2N7002K

PQ17
2N7002K

PQ20
*2N7002K

PQ21
*2N7002K

PC33
*2200p/50V_4

PQ23
2N7002K

2
PQ19
2N7002K

PR62
*100K/F_6

PR66
1M_4

PC31
0.1u/50V_6

PQ24
DTC144EUA

PQ15
2N7002K

PU4A
BA10393F

MAINON

PR58
22_8

MAIND

PR64
*22_8

MAINON_ON_G

15 MAINON_ON_G

2.469V

PR59
22_8

PC32
0.1u/50V_6

PR60
22_8

PR53
200K/F_4

PR54
931/F_4

S5_ON

+1.5V

SYS_SHDN#
PR57
200K_6

PR194
10K_6_NTC

+0.75V_DDR_VTT

+5V

VL

VL

34,36

2
PR56
200K/F_4

PQ14
2N7002K

13,14,39 +0.75V_DDR_VTT

7
PU4B
BA10393F

Quanta Computer Inc.


PROJECT : ZQS 45W

For EC control thermal protection (output 3.3V)

Size

Document Number

Date:

Wednesday, February 08, 2012

Rev
3C

+1.8V/Discharge/Thermal
5

Sheet
1

43

of

46

+3VPCU
D

+3V_S5
PC196
PC197
SBA@10u/6.3V_8SBA@0.1u/25V_6
PU12

SBA

16

VIN

VIN

C16 Connect EC_PWROK_R to PU12.14, reserve 0 R617, for SBA. 12/29

34

SBA@0_4

1.05V_M_PG

M_PON
PR273
SBA@0_4
PC199
SBA@1000p/50V_4
PR276
SBA@2.94K/F_4

PC202
*SBA@100P/50V_4

PH

11

PH

12

14

PWRGD

BOOT

13

15

EN

VSNS

VIN

COMP

GND

RT/CLK

GND

SS

AGND

PR277
SBA@182K/F_4

PL17
SBA@1uH_5X5X3
PR274

SBA@0_6
PC198
SBA@0.1u/50V_6

PR275
SBA@24.9K/F_4
R1
1.05M_FB

PC200
PC201
SBA@10u/6.3V_8
SBA@0.1u/10V_4

PR279
SBA@78.7K/F_4
R2

V0=0.8*(R1+R2)/R2

PC204
SBA@0.01u/25V_4

PC203
SBA@1200p/50V_4

+1.05V_M

22
21
20
19
18
17

R617

7,34 EC_PWROK_R

SBA@TPS54318RTER
PH 10

PAD
PAD
PAD
PAD
PAD
PAD

PR278
SBA@100K/F_4

+1.05V_M
1.05Volt +/- 5%
TDC : 0.8A
PEAK : 1.1A
Width : 40mil

11/7 modify

+3V_M

PR280
SBA@1M_4

+3VPCU

+15V

PR281
SBA@22_8

PR282
SBA@1M_4

VIN

TDC : 0.09A
PEAK : 0.1A
Width : 10mil

SUSD

2
PR283
SBA@1M_4

PQ64
SBA@DTC144EUA

PQ65
SBA@2N7002K

PQ66
SBA@2N7002K

PC205
*SBA@2.2n/50V_4

+3V_M

PR284
*SBA@100K_4

PQ63
SBA@AO3404

M_PON
1

34

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

+1.05V_M/+3V_M
Date:
5

Wednesday, February 08, 2012

Sheet
1

44

of

46

VIN
PR294
2.2/F_6
1

PC214
2200p/50V_4

PC215
4.7u/25V_8

PC209
4.7u/25V_8

PC210
100u/25V_6X5.8

51650_CDL3

7
6
5

TPS51601DRBR
+3V
PR293
*0_4

PR289
PR292
100K/F_4_4250NTC 28.7K/F_4

51650_CCSP3

PC206
33n/25V_4

37 51650_CCSP3

51650_CCSN3

37 51650_CCSN3

PC207
*0.1u/25V_4

PR288
*0_4

Close with
phase3 inductor

VIN
PR303
IOP@2.2/F_6

PR295
160K/F_4

PC217
*0.1u/25V_4

Close to the
VR side.

+VCC_CORE

PC213
330u/2V_7343

PQ67
FDMS3606S

PC212
0.1u/10V_4

G2

DCR=0.8mOhm

PC208
10u/6.3V_8

51650_CSW3

PR291

PL18
0.36uH_LDCR
1
2

G1
S1/D2

3
17.4K/F_4
4
short0402

10
11
12
13
14

+5V_S5
PC211
IOP@1u/10V_4

PR192

TPAD1
TPAD2
TPAD3
TPAD4
TPAD5

BST
SKIP
PWM
GND

51650_CDH3
51650_CSW3

PR290
2.2_6

51650_CPWM3

DRVH
SW
VDD
DRVL
PAD

8
7
6
5
9

PC99
2200p/50V_6

37 51650_CPWM3

1
2
3
4

S2
S2
S2

D1
D1
D1

PU13

PC216
0.22u/25V_6

+5V_S5

PC100
0.1u/50V_6

51650_CBST3

+VCC_GT_VIN

+3V
PR302
EV@0_4
51650_GCSP2

37 51650_GCSP2
37 51650_GCSN2

51650_GCSN2

PR297
EV@0_4

+VCC_CORE 5,37,46
+VCC_GFX 5,37

PC226
IOP@33n/25V_4

PC222
*IOP@0.1u/25V_4

Close to the
VR side.

PC228
*IOP@0.1u/25V_4

PC230
IOP@4.7u/25V_8

1
2

PC225
IOP@2200p/50V_4

+
PC218
IOP@330u/2V_7343

7
6
5

IOP@TPS51601DRBR

+VCC_GFX

PC219
IOP@10u/6.3V_8

51650_GDL2

DCR=0.8mOhm

PC221
IOP@0.1u/10V_4

G2

PQ68
FDMS3606S

IOP@0_4

51650_GSW2

S1/D2

PR296

PC223
IOP@1u/10V_4

PL19
IOP@0.36uH_LDCR
1
2

G1

PC224
IOP@4.7u/25V_8

10
11
12
13
14

+5V_S5

TPAD1
TPAD2
TPAD3
TPAD4
TPAD5

51650_GDH2
51650_GSW2

IOP@17.4K/F_4

8
7
6
5
9

PR299

DRVH
SW
VDD
DRVL
PAD

PR300
IOP@165K/F_4

BST
SKIP
PWM
GND

PC101
IOP@4.7u/25V_8

51650_GSKIP#
51650_GPWM2

PC227
PR304
IOP@2200p/50V_6 IOP@2.2_6
PR301
PR298
IOP@100K/F_4_4250NTC IOP@28.7K/F_4

37 51650_GSKIP#
37 51650_GPWM2

S2
S2
S2

D1
D1
D1

PU14
1
2
3
4

PC229
IOP@0.22u/25V_6

PC220
IOP@0.1u/50V_6

51650_GBST2

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Rev
3C

+VCC_CORE/+VGFX (TPS51650)
Date:

Document Number

Wednesday, February 08, 2012

Sheet
1

45

of

46

VIN

C563
*0.1u/50V_6

C119
*0.1u/50V_6

C134
*0.1u/50V_6

C37
*0.1u/50V_6

+1.5VSUS

+1.05V

+3V
C592
*0.1u/16V_4

C413
*0.1u/16V_4

+1.5V_GFX

C340
*0.1u/16V_4

C255
*0.1u/16V_4

C509
*0.1u/16V_4

C339
*0.1u/16V_4

+5V

+5V_S5

C344
*0.1u/16V_4

C291
*0.1u/16V_4
C690
*0.1u/16V_4

C561
*0.1u/50V_6

C357
*0.1u/16V_4

+1.8V

C679
*0.1u/16V_4

C685
*0.1u/16V_4

C625
*0.1u/16V_4

C646
*0.1u/16V_4

C704
*0.1u/16V_4

+3VPCU

C540
*0.1u/16V_4

C260
*0.1u/16V_4

C107
*0.1u/16V_4

C363
*0.1u/16V_4

C377
*0.1u/50V_6

C154
*0.1u/16V_4

+VCC_CORE
29,30 CARD_3V3

C335
*0.1u/16V_4
C705
*0.1u/16V_4

C695
*0.1u/16V_4

C676
*0.1u/16V_4

Quanta Computer Inc.


PROJECT : ZQS 45W
Size

Document Number

Rev
3C

EMI
Date:
5

Wednesday, February 08, 2012


2

Sheet

46

of
1

46

REV
Model
C

ZQS MB

CHANGE LIST
C01 Add GPU_PWR_ALERT# to EC GPIO53, connect to PU5.10. 12/21
C02 Change R483,R486,R492,R491,R498,R487,R496,R494 from 590 to 510, and mount HDMI R194,R205,R202,R212
120 at optimus sku for EMI. 01/17
C03 Add GPU_TRIP# to EC GPIO47, connect to NV GPIO08. 12/23
C04 Change SW1,SW2 footprint & PN from DHP00DA1J01 to DHP00532W00. 12/23
C05 Change WL_SW# from EC GPIO91 to EC GPIO04. 12/23
C06 Connect to Q42 & EC GPIO91, Q42 change from reserve to mount. 12/24
C07 Add R608 and reserve +1.5V to WLAN. 12/23
C08 Connect EC GPIO46 IOAC_LANPWR# to WLAN, R662, add C708, R661, Q48, reserve R316. 12/23
C09 Change USB power Cap C306,C352 from 100U_3528 to 100U_3216. 12/23
C10 Change R328 from 47 to 0, for hall sensor ESD & shudown issue. 12/28
C11 Change R641 from reserve to mount per EC request. 12/27
C12 Change Q47 from 2N7002 to DTC144EUA, change Q47.2 from +3V_GFX to PEGX_RST#, connect GPU_TRPI# to
Q47, add 0 R142,R237. For GPU thermal detect. 12/27
C13 Change R393 from reserve to mount. dGPU_PWROK pull high. 12/27
C14 Change R234 from mount to reserve. WAKE_WLAN function on. 12/27
C15 Add 0 R609 to net EC_PWROK_R. SBA 12/29
C16 Connect EC_PWROK_R to PU12.14, reserve 0 R617. SBA 12/29
C17 Connect EC_PWROK_R to EC GPIO30, reserve 0 R635. SBA 12/29
C18 Change hole15, hole17 footprint to H-C256D161PT to h-c256d142pt. 12/30
C19 R382 change from 30.1 K to pull down 45.3K for N13P-GS & GT strap 4. 01/04
C20 Change R230 from shortpad to 0, add 0 R636 connect to +3VPCU. 01/05
C21 Reserve 0 R645 connect to DPWROK, add new net DPWROK_EC. 01/05
C22 Change R220 from shortpad to 0, reserve 0 R646 connect to DPWROK_EC. 01/05
C23 Change L40 footprint from L2x1_6-1 to RC0805. 01/09
C24 Change mini pcie power source from +3V_S5 to +3VPCU. 01/12
C25 Change CN20 pin 30 &28 from CLK_SDATA & CLK_SCLK to SMB_PCH_CLK & SMB_PCH_DAT, reserve 0 R663,R664.
1/12
C26 Mount R314, R315 for mini card debug. 01/12
C27 Add Q49 connect PCIE_CLKREQ5# to CN20.7. 01/12
C28 Change EC GPI96 from WAKE_WLAN to WK_GPIO27, connect to PCH_GPIO27. 01/12
C29 Reserve FDI Disabling (Discrete Only), add R665,R666,R667,R668,R669. 1/13
C30 Change U22 PLTRST# power source from +3V_S5 to +3V. 01/17
C31 Change DGPU_POK4 from +1.05V_GFX to +1.5V_GFX, DGPU_POK2 from +1.5V_GFX to +1.05V_GFX for possibly
floating issue. 01/17
C32 Add net WLAN_OFF to connect EC(GPIO66/G_PWM) to CN20.46 ( LED_WPAN#) for IOAC feature, mount 0
R670. 01/18
C33 R73 change from 34.8 K to pull down 4.99K for N13P-GS & GT STRAP1. 01/17
C34 Mount Q12 at SBA sku. 01/17
C35 Reserve 0.1u capacitor C698 to EC_PWROK_R. 01/17
C36 Remove R308 reserved 10K for LED_WLAN# pull high +3V. 01/31
C37 Add Q50 connect to BT_POWERON# for WLAN ON/OFF function, pull up BT_PWRON by 10K R671 to +WL_VDD,
reserve 10K R672 to +3V. 01/31
C38 Change C562, C564 from 220U to 100U for cost down. 02/08

Quanta Computer Inc.


Document Number

Date:

Wednesday, February 08, 2012

Rev
3C

Change list
5

PROJECT MODEL :

DOC NO.

PROJECT : ZQS 45W


Size

Sheet

47

of

ZQS

PART NUMBER:

APPROVED BY:

DATE:

DRAWING BY:

REVISON:

2011/12/23
C

47
4

Anda mungkin juga menyukai