suGtable
bI
appkicathons
012
itJ
N-Poil S-Paramiieters
by EM
Sdi,ali-e
_~~~~~~~~~~~~~~~~~~~~~~
SPI 2008
0SPIClfiEX
SPiCE
fBroiadbDand!i
Broadband
HSPICE
2 /(y,q+2}
2 / (y6F2)
t: 1 (YeA2)
-yc (yc,+2)
For the "3D" transmission line such as the pin area card
wire modeling, a TDR simulation on two cascaded periodical
sections is helpful for optimizing the lumped port parasitic
capacitance. We can adjust the value of the negative
capacitance in the simulation input until the simulated
reflection from the junction becomes minimum.
2. An Application Example
We applied this method to an 18-line pin area wire modeling
(Fig.4) by using CST Microwave Studio [2]. The wire width
is 3mils with thickness of 1.3mils. The dielectric constant f
the board material is 3.4 with a loss tangent of 0.003. To make
the electromagnetic simulation faster, we used PEC for all
conductors. The signal-to-ground ratio of the pins is 2:1 as
shown in Fig.4. The pitch of the pins is lmm. The wire length
is 6mm which is a multiple of 3mm, the x-direction period of
this structure.
The 3D electromagnetic simulation can take into account the
non-TEM properties of the wire structure which result in
stronger far end crosstalk. In addition, the crosstalk from
adjacent signal layers through the via holes can also be
Fig.4 (a)
Ohm,
434S
43,44
43.43
43W38
-m
ectclc
e
vefi Number Pffan on1 theOte
Side
AAK Side W
5.06
Buo
Gilfd ViesaI
5xo
5.12
514
Top
25208
-iy
V
42
@@ 2 @ @ @
6mnmXn Ra
'0...
1mmXi
aDr-Eenrs H9
iC2
~2M
2 3
123
G round Via
-.3
--
4v
30\O
42 sO
300_
SDO.
40C D3
:r5 x 1-3~
600.09
23~~~~~~~~~~~~~~~~~~~~~~~i-
O6pF
.. ~
C-0
~~~0
Cs i.D0SlpF
,~
/
3 V......1>t5e.sv)
0
3300
32 00
103
Ca=
F.EO36
S6
X2 T_-Em
- .26O
6 4.40~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~mXD
s<9,
n_g
4~~~~~~~~~~~~
~ 0~~
~~
43.60
3O
25 O
------
214
42
of Ci
25 oo
30D40.05.0SOO0
Fig.8 Transient Simulation Results of the Near End
V~i~
x'vult lQ~
s5s5
bm-Xr-D.eAEbe-dA
mmXn
5O00
Q5 00
4SO OD
_=g__5AqO
OD
---
":
R-v
I~ ~~
490 nO
4ss.ro~~~~~~~~~~~~UX
D. I
i
;P_b'd
46~ ~M
35C0.0
400,00
4500
O
5.
sco.o
ssD-~OKcaC,
650M0
3. Conclusions
A simple and fast lumped port S-parameter de-embedding
method by using negative capacitance to cancel the lumped
port parasitic capacitance is proposed and tested. It is very
accurate and easy to use the proposed method in practical
high-frequency interconnect and packaging component
modeling.
References
[1] Ansoft, HFSS, Q3D, www,ansoft.com
[2] CST, Microwave Studio, wwvAwcst.com
[3] B.Rubin and S.Daijavad, "Calculation of multi-port
parameters of electric packages using a general purpose
electromagnetic code, " in Proc. IEEE 2nd Topical Meeting
on Electrical Performance of Electronic Packaging,
Monterey, CA, Oct. 1993, pp.37-39.
[4] L.Zhu and K.Wu, "Unified eqivalent-circuit model of
planar discontinuities suitable for field theory-based CAD
and optimization of M(H)MIC 's," IEEE Trans. on
Microwave Theory and Tech., vol.47, no.9, 1999,
pp.1589-1602.
[5] M.Farina and T.Rozzi, "A short-open deembedding
technique for Method-of-Moments-based electromagnetic
analysis," IEEE Trans. on Microwave Theory and Tech.,
vol.49, no.4, 2001, pp.624-628.
[6] V.Okhmatocski, J.Morsey, and A.C.Cangellaris, "On
deembedding of port discontinuities in full-wave CAD
models of multiport circuits," IEEE Trans. on Microwave
Theory and Tech., vol.51, no.12, 2003, pp.2355-2365.
[7] Z.Chen and S.Chun, "Per-unit-length RLGC extraction
using a lumped port de-embedding method for application
on periodically loaded transmission lines," in Proc. 56h
Electronic Components & Technology Conference, San
Diego, CA, 2006, pp.1770-1775.
[8] Sigrity, Broadband SPICE, www.sigrity.corn
I
[9] Polito, IdEM, RE
of Microwave