Anda di halaman 1dari 5

EEE 306 Power System I Laboratory

Experiment 4

Short Circuit Study for a Test Network

Objectives
In this experiment, fault analysis for a test network will be performed. CYMEPSAF software will be
used for this purpose.

Introduction
The normal operating condition of a power system is balanced three-phase ac. A number of
undesirable but unavoidable incidents might temporarily disrupt this condition. If the insulation of
the system should fail at any point, or if a conducting object should come in contact with a bare
power conductor, a short circuit or fault is said to occur. The causes of faults are many: - they
include lightning, wind damage, trees falling across lines, vehicles colliding with towers or poles,
birds shorting out lines, small animals entering switching gear. Power system faults may be
categorized as one of four types in order of frequency of occurrence: single line to ground (LG), line
to line (LL), double line to ground (LLG), and balanced three phase (LLL) faults. The first three
types constitute severe unbalanced operating conditions.
It is important to determine the system voltages and currents during fault conditions so that
protective devices may be set to detect and minimize the harmful effects of such contingencies.
Therefore, it is necessary to analyze the power system operating in unbalanced conditions. The time
constants of associated transients are such that sinusoidal steady state methods may still be used. The
method of symmetrical component is admirably suited to unbalanced system analysis.

Application of the software CYMEPSAF


Follow the steps described below:
1. Create a new folder in any drive of your PC.
2. Open the software PSAF 2.81. From Database menu, select New Blank Database
Directory to show the path of the folder created in step 1.
3. From File menu, select Preferences to open Preference settings window. Under
Directory tab, select DATABASE under Item and click Browse to show the Path of
the folder created in step 1. Do the same for NETWORK under Item.
4. From File menu, select New Study. In Loading Network Data window, select Use
tabular format for network data presentation and click OK. Next select creating a new

Dept. of EEE, BUET P age |1


EEE 306 Power System I Laboratory

network in New Study Dialog window and Default 1 bus in New Network Dialog
window.
5. Create the network by using tabular format.

G1
1 4 3

G2
6 5 2
Fig. 1: One-line diagram of the network in study

Fault Analysis
1. Using the information given in the following tables, create the network shown in Fig. 1.

Bus
ID Base kV Operating kV
B1 69 69
B2 13.8 13.8
B3 13.8 13.8
B4 69 69
B5 13.8 13.8
B6 69 69

Fixed-tap transformer
From To Primary Secondary Rating Z1 X1/R1 Z0 X0/R0 Standard Connection
Bus Bus kV kV (MVA) (p.u.) (p.u.) Loading
Limit
(MVA)
4 3 69 13.8 100 0.133 13.3 0.133 13.3 100 Yg-D
6 5 69 13.8 100 0.3 30 0.3 30 100 Yg-D

Dept. of EEE, BUET P age |2


EEE 306 Power System I Laboratory

Generator
ID Voltage Rating Active R// X// R/ X/ R X Winding
(kV) (MVA) generation connection
(p.u.) (p.u.) (p.u.) (p.u.) (p.u.) (p.u.)
(MW)
G1 69 100 0 0.01 0.085 0.01 0.12 1.20 0.00005 D
G2 13.8 50 10 0.005 0.075 0.005 0.12 1.20 0.008 Yg

Line
From To kV Loading limit R1 X1 B1 Length
Bus Bus level (Amps) (Ohms/km) (Ohms/km) (.S./km) (km)
1 4 69 800 0.4 2.4 155.5 10
1 6 69 800 0.4 2.4 155.5 5
3 2 13.8 800 0.4 2.4 155.5 5
5 2 13.8 800 0.4 2.4 155.5 7

Load
Bus ID P (MW) Q (MVAR)
B3 10 5
B5 10 2
B6 20 4

2. From Analysis menu, click Select Solver. Select Fault Analysis ANSI in Engine
Selection Dialog window.
3. For analyzing fault on bus:
a. From Analysis menu, select Study. In Short Circuit ANSI Study Dialog window
under the Fault Analysis Parameters tab, select Fault Selected Bus(es) under
Shunt Fault. Select LLL, LG, LL, LLG under Fault type. Click Ok.
b. From Analysis menu, select Solve. In Solving for Fault Analysis window, select
B1, B2, B3, B4, B5, B6 under Select Bus(es). Click Solve!.
For analyzing sliding fault on lines:
a. From Analysis menu, select Study. In Short Circuit ANSI Study Dialog window
under the Fault Analysis Parameters tab, select Sliding fault on selected Line and
specify the fault location (as % of line length) under Shunt Fault. Select LLL,
LG, LL, LLG under Fault type. Click Ok.
b. From Analysis menu, select Solve. In Solving for Fault Analysis window, select
L14, L16, L32, L52 under Select Line(s) or Cable(s). Click Solve!.

Dept. of EEE, BUET P age |3


EEE 306 Power System I Laboratory

4. From Report menu, select Show Text Report. Reports will appear on the bottom part of
the window.

Study:
1. Perform fault analysis for LLL, LG, LL, and LLG faults on different buses and observe the
system voltages and currents.
2. Perform fault analysis for sliding fault at different locations on different lines. Study the
faults given in the following table. Observe the system voltages and currents.
Line ID Fault location, Length (%) Fault type
L14 5 LLL, LG, LL, LLG
L14 50 LLL, LG, LL, LLG
L14 95 LLL, LG, LL, LLG
L16 5 LLL, LG, LL, LLG
L16 50 LLL, LG, LL, LLG
L16 95 LLL, LG, LL, LLG
L32 5 LLL, LG, LL, LLG
L32 50 LLL, LG, LL, LLG
L32 95 LLL, LG, LL, LLG
L52 5 LLL, LG, LL, LLG
L52 50 LLL, LG, LL, LLG
L52 95 LLL, LG, LL, LLG

Note:
First ring contribution
The first ring contributions are fault currents from links adjacent to the fault bus.

1st ring bus 1st ring bus

1st ring bus


Fault
Fig. 2: First ring contribution

Report:
1. Draw the positive, negative and zero sequence networks of the system in Fig. 1.

Dept. of EEE, BUET P age |4


EEE 306 Power System I Laboratory

2. Determine the fault currents for (i) LG, (ii) LL, (iii) LLG, and (iv) LLL faults on bus 5 of the
network analytically. Compare your results with the output of CYMEPSAF. For which type
of fault is the fault current maximum?
3. Choose the rating of circuit breakers for the lines connected to bus 5.
4. Eliminate the loads connected at buses 3, 5 and 6 and repeat the analysis. What is the effect
of eliminating the loads on the results of fault analysis? Explain.

Reference:
1. Elements of Power System Analysis - William D. Stevenson, Jr.

Dept. of EEE, BUET P age |5

Anda mungkin juga menyukai