Module 1
Introduction to VLSI
VLSI & FPGA Design flow
RTL Design Methodology
Introduction to ASIC Verification methodology
ASIC & FPGA
Module 2
Advanced Logic DESIGN
Logic Gates overview
Combinational Circuits designing
Arithmetic logic circuits
Latches and flip-flops
VLSI Front-end design and Verification
Training programme Course Schedule.
Module 3
Introduction to LINUX
Components of Linux
Directory Structure
Utilities and commands
Vi editor
VLSI Front-end design and Verification
Training programme Course Schedule
Module 4
Verilog HDL
Introduction to Verilog
Application and use of HDL
Levels of abstraction
Modelling styles
Modelling methodology
Data Types
Nets and registers
Synthesizable and non-synthesizable constructs
Arrays
Memories
VLSI Front-end design and Verification
Training programme Course Schedule
Verilog operators
Logic operators
Arithmetic operators
Bitwise and Reduction operators
Concatenation operator
Conditional operators
Relation operators
Shift and Equality operators
Assignments statements
Types of assignments in verilog
Continuous Assignments
Timing settings
VLSI Front-end design and Verification
Training programme Course Schedule
Procedural statements
Blocking and non-blocking assignments
Task and functions
Mini Project
Code Coverage
Statement Coverage
Branch Coverage
Expression coverage
Toggle coverage
Path coverage
VLSI Front-end design and Verification
Training programme Course Schedule
Condition coverage
FSM coverage
Module 5
Introduction to STA
Comparison with DTA
Timing Path and Constraint
Different types of clock
Clock domain and variations
Clock Distribution Network
How to fix timing failure
VLSI Front-end design and Verification
Training programme Course Schedule
Module 6
CMOS fundamental
Non-ideal Characteristics
BJT vs FET
CMOS characteristics
CMOS layout designing
Stick Diagram
CMOS fabrication Process
CMOS technology current trends
VLSI Front-end design and Verification
Training programme Course Schedule
Module 7
ASIC verification
Directed vs Random
Function verification process
Stimulus Generation
Bus functional Module
Monitor and reference Module
Coverage Driven verification
Verification Planning and management
VLSI Front-end design and Verification
Training programme Course Schedule
Module 8
System Verilog
Introduction to system Verilog
New Data Types
Task and functions
Interface
Clocking Block
OOP and randomization
OOP basic
Classes- object and handles
Polymorphism and inheritance
Randomization
Constraints
VLSI Front-end design and Verification
Training programme Course Schedule
Inserting callbacks
Registering callbacks
Functional Coverage
Coverage Model
Coverpoint and bins
Cross coverage
Regression testing
Defining verification plan
Creating the testbench
Implementing BFMs
Implementing the coverage model
Defining the transactor
Generating the function and code coverage reports
VLSI Front-end design and Verification
Training programme Course Schedule
Module 9
Assertion Based verification
Introduction to ABV
Immediate Assertions
Simple Assertion
Sequences
Sequence Composition
Advanced SVA features
Assertion Coverage
VLSI Front-end design and Verification
Training programme Course Schedule
Module 10
Verification Planning and management
Verification plan
TB Architecture
Coverage Model
Tracking the stimulation process
Building regression testsuite
Major project
VLSI Front-end design and Verification
Training programme Course Schedule
Introduction to UVM
Overview of Project
UVM tb architecture
Stimulus Modelling
Creating UVCs and Environment
UVM stimulation phases
Testcases classes
TLM overview
Configure TB Environment
UVM Sequences
UVM Sequencers
VLSI Front-end design and Verification
Training programme Course Schedule
Module 12
Module 13
FPGA Interfacing
Introduction to FPGA
FPGA architecture of Spartan-3E XCs500E
RS232 serial (Rx & Tx)
PS2 Mouse and Keyboard
Character LCD interfacing
VGA interfacing
Buttons interfacing (DE bouncing effect)
Slide Switches
7 Segment LED Display
VLSI Front-end design and Verification
Training programme Course Schedule
Miniproject
Digital Control Access
Serial to LCD
PWM motor controlling
Vending Machine
Image processing on FPGA integrated
with Matlab
Recruitment and Placements
Candidates Training
are first screened
is provided
byaccording
us: Resume,
to the
Technical
candidate
Ability
ability.
Test, Interview
Periodical assessments after each module for better understanding of Technology & Tool.
Project based Learning where they learn come to know about Project Life Cycle
24 * 7 live LMS Support.