Anda di halaman 1dari 1

MonSat:9:3018:00 RTCXRoads +919573777164

SundayCLOSED Hyderabad,TS500044 info@mtechprojects.com

HOME MTECHPROJECTS PROJECTSPLUS THESISWRITING PAPERPUBLISHING CONTACTUS SENDENQUIRY

What are you looking for? All Categories



HomeELECTRONICSVLSI/VHDL/VerilogCoreProjectsEfficientIntegerDCTArchitecturesforHEVC2014

EFFICIENT INTEGER DCT ARCHITECTURES FOR HEVC 2014



ToinquireaboutthisProject,completetheform
belowtosendarequirement.
CoreProjects February2,2017
Name
ProjectTitle:

EfficientIntegerDCTArchitecturesforHEVC2014 Phone

Abstract:
Email

In this paper, we present area and powerefficient architectures for the


implementationofintegerdiscretecosinetransform(DCT)ofdifferentlengthsto
be used in High Efficiency Video Coding (HEVC). We show that an efficient Subject

constantmatrixmultiplicationschemecanbeusedtoderiveparallelarchitectures Re: Efficient Integer DCT Architectures for HEVC 2014


for 1D integer DCT of different lengths. We also show that the proposed
structurecouldbereusableforDCToflengths4,8,16,and32withathroughput Message

of32DCTcoefficientspercycleirrespectiveofthetransformsize.Moreover,the
proposed architecture could be pruned to reduce the complexity of implementation substantially with only a marginal affect on the
codingperformance.Weproposepowerefficientstructuresforfoldedandfullparallelimplementationsof2DDCT.Fromthesynthesis
result,itisfoundthattheproposedarchitectureinvolvesnearly14%lessareadelayproduct(ADP)and19%lessenergypersample
(EPS)comparedtothedirectimplementationofthereferencealgorithm,onaverage,forintegerDCToflengths4,8,16,and32.Also,
an additional 19% saving in ADP and 20% saving in EPS can be achieved by the proposed pruning algorithm with nearly the same
throughputrate.Theproposedarchitectureisfoundtosupportultrahighdefinition76804320at60frames/svideo,whichisoneofthe
applicationsofHEVC.

Sharingiscaring! I'm not a robot


reCAPTCHA
Privacy - Terms

Facebook 0 Twitter 0 Google+ 0 Pinterest 0


SEND INQUIRY

RelatedProjects:

Facebook Friends
AHighPerformanceFIRFilterArchitectureforFixedandReconfigurableApplications2016
Transposeformfiniteimpulseresponse(FIR)filtersareinherentlypipelinedandsupportmultipleconstantmultiplications(MCM)
techniquethatresultsinsignificantsavingofcomputation.However,transposeformconfigurationdoesnotdirectly MTech Projects
3,061 likes
AHighPerformanceFIRFilterArchitectureforFixedandReconfigurableApplications2016
Transposeformfiniteimpulseresponse(FIR)filtersareinherentlypipelinedandsupportmultipleconstantmultiplications(MCM)
techniquethatresultsinsignificantsavingofcomputation.However,transposeformconfigurationdoesnotdirectly

AHighPerformanceFIRFilterArchitectureforFixedandReconfigurableApplications2016 Liked
Transposeformfiniteimpulseresponse(FIR)filtersareinherentlypipelinedandsupportmultipleconstantmultiplications(MCM)
techniquethatresultsinvitalsavingofcomputation.However,transposekindconfigurationwillcircuitouslysupport You and 24 other friends like this
AHighThroughputEnergyEfficientImplementationofSuccessiveCancellationDecoderforPolarCodesUsingCombinational
Logic2016
ThispaperproposesahighthroughputenergyeconomicalSuccessiveCancellation(SC)decoderarchitectureforpolarcodes
basedoncombinationallogic.Theproposedcombinationalarchitectureoperatesatcomparativelylowclockfrequencies
comparedto

AnEfficientConstantMultiplierArchitectureBasedonVerticalHorizontalBinaryCommonSubexpressionEliminationAlgorithm
forReconfigurableFIRFilterSynthesis.2015
Thispaperproposesanefficientconstantmultiplierarchitecturebasedonverticalhorizontalbinarycommonsubexpression
elimination(VHBCSE)algorithmfordesigningareconfigurablefiniteimpulseresponse(FIR)filterwhosecoefficientscan
dynamically

HighSpeedConvolutionandDeconvolutionAlgorithm2014
InDigitalSignalProcessing,theconvolutionanddeconvolutionwithaverylongsequenceisubiquitousinmanyapplication
areas.Thebasicblocksinconvolutionanddeconvolutionimplementationaremultiplierand

OntheDesignofEfficientModulo2n+1MultiplyAddAddUnits2014
Inthisworkefficientmodulo2n+1fusedmultiplyaddaddunitsforweightedanddiminished1operandsareproposed.The
proposedarchitecturescanbeappliedinsystemsinwhichfusedmultiplyaddaddunitsaccelerate

DesignofEfficientBinaryComparatorsinQuantumDotCellularAutomata2014
Quantumdotcellularautomata(QCA)areanattractiveemergingtechnologysuitableforthedevelopmentofultradenselow
powerhighperformancedigitalcircuits.Efficientsolutionshaverecentlybeenproposedforseveralarithmeticcircuits,such


NoTags
LISTINGID:183589369276EA48

OTHER LINKS CONTACT LEGAL SUPPORT



BLOG
TESTIMONIALS


FAQ
CONTACT


WARRANTY
TERMS&CONDITIONS
9573777164
ABOUTUS RESOURCES SHIPPING&RETURNPOLICY 9:30am5:30pmIST
FINDADEALER EMAILUS PRIVACYPOLICY
info@mtechprojects.com
CAREERS DOWNLOADS PROJECTPOLICY

2017MTechProjects.AllRightsReserved.