Ce site utilise des cookies provenant de Google afin de fournir ses services, personnaliser les annonces et
This Blog is created for Basic VLSI Interview Questions. This content is purely VLSI Basics.
analyser le trafic. Les informations relatives à votre utilisation du site sont partagées avec Google. En acceptant
ce site, vous acceptez l'utilisation des cookies.
PLUS
EN SAVOIR
OK !
IR Drop Analysis
The power supply in the chip is distributed uniformly through metal layers (Vdd and
Vss) across the design. These metal layers have nite amount of resistance. When
voltage is applied to this metal wires current start owing through the metal layers
and some voltage is dropped due to that resistance of metal wires and current. This
Drop is called as IR Drop. For example, a design needs to operate at 2 volts and has a
tolerance of 0.4 volts on either side, we need to ensure that the voltage across its
power pin (Vdd) and ground pin (Vss) in that design does not fall short of 1.6 Volts.The
acceptable IR drop in this context is 0.4 volts. That means the design in this context
can allow upto 0.4 volts drop which does not effect the timing and functionality of
design.
The design may have different types of gates with different voltage levels. As the
voltage at gates decreased due to unacceptable voltage drop in the supply voltage, the
gate delays are increased non-linearly. This may lead to setup time and hold time
violations depending on which path these gates are residing in the design. As
technology node shrinking, there is decrease in the geometries of the metal layers and
the resistance of this wires increased which lead to decrease in power supply voltage.
During Clock Tree Synthesis, the buffers and inverters are added along the clock path
to balance the skew. The voltage drop on the buffers and inverters of clock path will
cause the delay in arrival of clock signal, resulting hold violation.
What are the tools used for IR Drop Analysis? In which stage IR Drop Analysis
performed ?
Various tools are available for IR Drop Analysis. Voltagestorm from Cadence, Redhawk
from Apache are mainly used to show IR Drop on chip. Here we are going to discuss
about IR Drop using Redhawk. IR Drop Analysis using Redhawk is possible at different
stages of the design ow. When changes are in expensive and they don't effect
project's schedule, It is better to use Redhawk for IR drop analysis from start of the
design cycle. It can identify and x power grid problems in the design. This also
reduces changes required in sign-off stage where nal static and dynamic voltage (IR)
drops performed. So Redhawk can be used anywhere in the design starting from the
floorplanning stage through initial and final cell placement stages.
12:16
KHADAR BASHA
2 COMMENTS
Related Posts:
Different cells used for Low Power Design - Power management Techniques
Level Shifters, Isolation Cells, Retention Registers, Power Switches, Always on Cells
Level Shifters: Level Shifters are used in multi voltage design in which more than one
voltage supply used. Consider In your design … Read More
2 comments:
Reply
Publish Preview
Popular Posts
IR Drop Analysis
What is IR Drop Analysis? How it effects the timing? The power supply in the chip is distributed
uniformly through metal layers (Vdd a...
Blog Archive
► 2016 (2)
► 2014 (5)
▼ 2013 (21)
► December (2)
► October (6)
► September (2)
▼ August (4)
IR Drop Analysis
Basic Terminology in Physical Design
Low Power Design
► March (1)
Recent Posts
Definition List
Pages
Home
Site Index - Content
VLSI Interview Questions
VLSI Video Tutorials
VLSI Books
About Us - Contact Us
Total Pageviews
Copyright @ VLSI Basics Team . Powered by Blogger.
Follow by Email
Email address...
SUB
MIT
Contributors
VLSI Basics Team
khadar basha
vlsi.projectguru
+1
SEARCH
Subscribe To
Posts
Comments