A. Bruce Carlson
Paul B. Crilly
© 2010 The McGraw-Hill Companies
Chapter 7:
Analog Communication Systems
• Receiver block diagram design
• Image frequency bands that may cause
spurious responses (more filter requirements)
• Signal Multiplexing
– Frequency division (FDM) and
– Time division (TDM)
• Phase-Lock Loops (PLL)
3
Multiplexing Methods
• Frequency division multiplexing (FDM)
• Time division multiplexing (TDM)
5
Stallings, Wireless Communications & Networks, Second Edition,
2005 Pearson Education, Inc. ISBN: 0-13-191835-4
Frequency-Division Multiplexing
(FDM)
• Signal frequency
bands stacked
together, but
transmitted as one
wider bandwidth
signal
– 6 frequency bands
shown
– Similar to 6 adjacent
radio stations using
one transmitter
Stallings, Wireless Communications & Networks, Second Edition, 6
2005 Pearson Education, Inc. ISBN: 0-13-191835-4
FDM transmitter
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Figure 7.2-1
7
FDM receiver
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Figure 7.2-2
Guard Bands: allow for
receiver filter transition bands
Cross Talk: unwanted energy
from adjacent FDM channels
-20
-40
Power (dB)
-60
-80
-100
-120
0 0.5 1 1.5 2 2.5 3
Frequency (Hz) 5
9
x 10
FDMA satellite repeater system
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Figure 7.2-3
11
FM stereo multiplex receiver
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Figure 7.2-5
12
Quadrature-Carrier Multiplexing
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Figure 7.2-6
A A
y ILPF t x1 t cos x2 t sin x1 t
A
2 2 2 0
A
yQLPF t x1 t sin x2 t cos x2 t
A A
2 2 2 0
15
Time-Division Multiplexing (TDM)
• Interleaved signals in
times that occupy
assigned time slots
– 6 time slots shown;
therefore, 6-TDM
16
Stallings, Wireless Communications & Networks, Second Edition,
2005 Pearson Education, Inc. ISBN: 0-13-191835-4
TDM – Insert more signals!
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Signal #1
Signal #2
17
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
TDM system
(a) block diagram (b) waveforms
Figure 7.2-7
18
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
20
TDM MATLAB Example
• Time Multiplex Time-sampled Waveforms
– Chirp, Gong, Train
– One “sawtooth” extra channel
– Note: This did not start with true “PAM”; therefore, a
BPF should not be used before demultiplexing.
Sequenctial FFTs of the Initial TDM Modulated Waveform
Time Sequnece of the TDM Waveform 0
1
0.8 -20
0.6
-40
0.4
0.2
Power (dB)
-60
Amplitude
0
-80
-0.2
-0.4
-100
-0.6
-120
-0.8
-1
-140
0 0.5 1 1.5 2 2.5 3
0.4515 0.452 0.4525 0.453 0.4535 0.454
Frequency (Hz) 5
Time x 10
21
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
B = 3dB Bandwidth
Guard time
Figure 7.2-12
Ts
M
time
23
TDM/PPM with guard time
4th ed. Figure 7.2-13 is wrong: Fix - Tg is between the signal pulses
5th ed. Figure 7.2-13 is wrong: to is on opposite side of pulses
Tg
t0 t0
2 2
Ts
M
et dt
1
R
f ref
f out N
R
1
N 27
The Phase Locked Loop
• If the phases of two analog or digital signals that
are approximately the same in frequency are
compared, it can be determined which one leads or
lags.
• A difference signal can be generated and a
feedback loop can cause one signal to lock onto
the other …
et
dt
f out f ref
out ref
28
Analog Phase Comparator
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
e phase t A c cosc t A v cos v t A c A v cosc t cos c t t
2
Ac Av Ac Av Ac Av
e phase t cos t sint t
2 2 2 2
Phase-lock loop
Figure 7.3-2
• Phase Comparator
• Loop Filter A linearized system model in
• Loop Gain phase is used
• VCO 31
Phase Lock Loop Math (1)
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
t
v t 2 f c f t v t v t 2 K v y d
2
Steady State
Operation
Derivation
d t dt
2 f 2 K v y t
dt dt
d t dt
2 f 2 K v K a sin t
dt dt
K Kv Ka
A non-linear
d t dt
differential 2 K sin t 2 f
equation dt dt 33
Phase Lock Loop Math (3)
• For a stable input frequency reference dt
0
dt
d t f
sin t
1
2 K dt K
d t
• At steady state dt 0
f f f
sin t ss arcsin for 1
K K K
• Resulting in
f f
y ss K a sin ss K a
K Kv
vss t cos 2 f c t 0 ss
2 34
Phase Lock Loop Math (4)
• Other steady state inferences: The transient response
d t
2 K sin t 0
dt
36
PLL Phase Models
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
K a Hs
Ys c s
1 K a Hs v
K
s
Ys s K a Hs
c s s K a K v Hs
37
PLL Model Frequency Response
• Frequency Response for Hs K H
Ys s Ka KH
c s s K a K v K H
Ys s Ka pH
2
c s s p H s K a K v p H
Ys s K a Hs
c s s K a K v Hs
38
PLL Model Steady State Error
• Error
K s K a Hs
s c s Ys 1 v c s
Kv
s s s K a K v Hs
s
s
c s s
s K a K v Hs
c s
s
ss lims
s 0
s K a K v Hs
• For Hs K H ss lim
s2
c 0 0
s 0 K K K
a v H
s 2 s pH
• For Hs p H ss lim 2 c 0 0
s pH s 0 s p s K K p
H a v H
39
PLL Integrated Circuits
• Analog Devices: ADF4001 200 MHz Clock Generator PLL
http://www.analog.com/en/prod/0,,770_850_ADF4001%2C00.html 40
Applications of PLL
• Frequency Synthesis
– With tuning steps for radios
• Synchronous Signal Regeneration
– FM Pilot, TV color burst, etc.
– Coherent AM and DSB demodulator/detector
• Clock generation for digital electronics
• FM demodulator/detector
41
Frequency Synthesis
• Synthesizing higher frequencies with known step sizes
et dt
1
R
f ref
f out N
R
1
N
f ref
• Divide fref to provide a reference (or smaller) step size f step
R
f out f ref
• Divide fout for input at the phase comparator
N R
N
• Resulting in f out f ref
R 42
ADF4360-7:
Integrated Synthesizer and VCO
FEATURES
• Output frequency range: 350 MHz to 1800 MHz
• 3.0 V to 3.6 V power supply
• 1.8 V logic compatibility
• Integer-N synthesizer
• 3-wire serial interface
• Analog and digital lock detect
APPLICATIONS
• Wireless handsets (DECT, GSM, PCS, DCS, WCDMA)
• Wireless LANs
• CATV equipment
43
http://www.analog.com/en/prod/0,,770_850_ADF4360%252D7%2C00.html
PLL References
• Analog Devices Technical Articles
• http://www.analog.com/library/analogDialogue/cd/vol33n1.pdf
– Phase Locked Loops for High-Frequency Receivers and
Transmitters – Part 1
• http://www.analog.com/library/analogDialogue/cd/vol33n1.pdf#page=11
– Phase-Locked Loops for High-Frequency Receivers and
Transmitters - Part 2
• http://www.analog.com/library/analogDialogue/cd/vol33n1.pdf#page=15
– Phase Locked Loops for High-Frequency Receivers and
Transmitters – Part 3
• http://www.analog.com/library/analogDialogue/cd/vol33n1.pdf#page=20
44
Synchronous Detection
Frequency Synthesis
45
Providing a Synchronous LO
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
t
y ss sin 2 ss x t 2
dt sin 2 ss
1
Sxx
t T
T
For systems where a carrier is not isolated, such as DSB. 47
FM Demodulation with a PLL
1 j f K Hf
PLL Phase Ys c f
K v j f K Hf
2 f X f
FM Phase c f
j 2 f
1 j f K Hf f Xf
Ys
K v j f K Hf j f
f K Hf
Ys Xf
Kv j f K Hf
Let H s K H f K KH
Ys Xf LPF of Message
Kv j f K KH
48