1. Description
N-channel logic level field-effect power transistor in a plastic package using
TrenchMOS™ technology.
Product availability:
PHP45N03LTA in SOT78 (TO-220AB)
PHB45N03LTA in SOT404 (D2-PAK)
PHD45N03LTA in SOT428 (D-PAK).
2. Features
■ Low on-state resistance
■ Fast switching.
3. Applications
■ Computer motherboard high frequency DC to DC converters.
4. Pinning information
Table 1: Pinning - SOT78, SOT404, SOT428 simplified outline and symbol
Pin Description Simplified outline Symbol
1 gate (g)
mb mb mb d
2 drain (d) [1]
3 source (s)
g
mb mounting base,
MBB076 s
connected to drain (d)
2
2 1 3
1 3 MBK116 Top view MBK091
MBK106
1 2 3
[1] It is not possible to make connection to pin 2 of the SOT404 and SOT428 packages.
Philips Semiconductors PHP/PHB/PHD45N03LTA
TrenchMOS™ logic level FET
6. Limiting values
Table 3: Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
VDS drain-source voltage (DC) 25 °C ≤ Tj ≤ 175 °C - 25 V
VDGR drain-gate voltage (DC) 25 °C ≤ Tj ≤ 175 °C; RGS = 20 kΩ - 25 V
VGS gate-source voltage - ±20 V
ID drain current (DC) Tmb = 25 °C; VGS = 5 V; Figure 2 and 3 - 40 A
Tmb = 100 °C; VGS = 5 V; Figure 2 - 30 A
IDM peak drain current Tmb = 25 °C; pulsed; tp ≤ 10 µs; Figure 3 - 160 A
Ptot total power dissipation Tmb = 25 °C; Figure 1 - 65 W
Tstg storage temperature −55 +175 °C
Tj junction temperature −55 +175 °C
Source-drain diode
IS source (diode forward) current (DC) Tmb = 25 °C - 40 A
ISM peak source (diode forward) current Tmb = 25 °C; pulsed; tp ≤ 10 µs - 160 A
Avalanche ruggedness
EDS(AL)S non-repetitive drain-source unclamped inductive load; - 40 mJ
avalanche energy ID = 20 A; tp = 0.1 ms; VDD = 15 V;
RGS = 50 Ω; VGS = 5V; starting Tj = 25 °C;
9397 750 10194 © Koninklijke Philips Electronics N.V. 2002. All rights reserved.
03aa16
120 03aa24
120
Pder Ider
(%) (%)
80
80
40
40
0
0
0 50 100 150 200
Tmb (°C) 0 50 100 150 200
Tmb (°C)
P tot ID
P der = ---------------------- × 100% I der = ------------------- × 100%
P °
I °
tot ( 25 C ) D ( 25 C )
Fig 1. Normalized total power dissipation as a Fig 2. Normalized continuous drain current as a
function of mounting base temperature. function of mounting base temperature.
03af58
103
ID
(A)
102
100 µs
10
DC 1 ms
10 ms
1
1 10 102
VDS (V)
9397 750 10194 © Koninklijke Philips Electronics N.V. 2002. All rights reserved.
7. Thermal characteristics
Table 4: Thermal characteristics
Symbol Parameter Conditions Min Typ Max Unit
Rth(j-mb) thermal resistance from junction to mounting base Figure 4 - - 2.3 K/W
Rth(j-a) thermal resistance from junction to ambient
SOT78 vertical in still air - 60 - K/W
SOT428 SOT428 minimum footprint; - 75 - K/W
mounted on a PCB
SOT404 and SOT428 SOT404 minimum footprint; - 50 - K/W
mounted on a PCB
03af57
10
Zth(j-mb)
(K/W)
δ = 0.5
1
0.2
0.1
0.05
10-1 tp
0.02
P δ=
T
single pulse
tp t
T
10-2
10-5 10-4 10-3 10-2 10-1 1
tp (s)
Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration.
9397 750 10194 © Koninklijke Philips Electronics N.V. 2002. All rights reserved.
8. Characteristics
Table 5: Characteristics
Tj = 25 °C unless otherwise specified
Symbol Parameter Conditions Min Typ Max Unit
Static characteristics
V(BR)DSS drain-source breakdown voltage ID = 0.25 mA; VGS = 0 V
Tj = 25 °C 25 - - V
Tj = −55 °C 22 - - V
VGS(th) gate-source threshold voltage ID = 1 mA; VDS = VGS; Figure 9
Tj = 25 °C 1 1.5 2 V
Tj = 175 °C 0.5 - - V
Tj = −55 °C - - 2.3 V
IDSS drain-source leakage current VDS = 25 V; VGS = 0 V
Tj = 25 °C - 0.05 10 µA
Tj = 175 °C - - 500 µA
IGSS gate-source leakage current VGS = ±5 V; VDS = 0 V - 10 100 nA
RDSon drain-source on-state resistance VGS = 5 V; ID = 25 A; Figure 7 and 8
Tj = 25 °C - 17.5 24 mΩ
Tj = 175 °C - 30 40.8 mΩ
VGS = 10 V; ID = 25 A; Figure 7 and 8
Tj = 25 °C - 13 21 mΩ
VGS = 3.5 V; ID = 5.2 A; Figure 7 and 8
Tj = 25 °C - 22 40 mΩ
Dynamic characteristics
Qg(tot) total gate charge ID = 40 A; VDD = 24 V; VGS = 5 V; Figure 13 - 19 - nC
Qgs gate-source charge - 5 - nC
Qgd gate-drain (Miller) charge - 8 11 nC
Ciss input capacitance VGS = 0 V; VDS = 25 V; f = 1 MHz; Figure 11 - 700 - pF
Coss output capacitance - 290 - pF
Crss reverse transfer capacitance - 200 - pF
td(on) turn-on delay time VDD = 15 V; ID = 15 A; VGS = 10 V; - 10 20 ns
tr rise time RG = 6 Ω; resistive load - 60 90 ns
td(off) turn-off delay time - 35 60 ns
tf fall time - 40 60 ns
Source-drain diode
VSD source-drain (diode forward) voltage IS = 25 A; VGS = 0 V; Figure 12 - 0.95 1.2 V
9397 750 10194 © Koninklijke Philips Electronics N.V. 2002. All rights reserved.
03af61
03af59 45
45
10 V 6 V 5 V 4V VDS > ID x RDSon
Tj = 25 °C ID
ID
(A)
(A) 3.5 V
30
30
3V
15
15
2.5 V
175 °C Tj = 25 °C
VGS = 2 V 0
0
0 1 2 3 4 5
0 0.5 1 1.5 2 VGS (V)
VDS (V)
03af60 03ad57
0.03 2
3.5 V
Tj = 25 °C
VGS = 4 V a
RDSon
(Ω)
1.5
0.02 5V
6V
1
10 V
0.01
0.5
0 0
0 15 30 45 -60 0 60 120 180
ID (A) Tj (°C)
Tj = 25 °C R DSon
a = ---------------------------
-
R DSon ( 25 °C )
Fig 7. Drain-source on-state resistance as a function Fig 8. Normalized drain-source on-state resistance
of drain current; typical values. factor as a function of junction temperature.
9397 750 10194 © Koninklijke Philips Electronics N.V. 2002. All rights reserved.
03aa33 03aa36
2.5 10-1
VGS(th) ID
(V) (A)
2 max 10-2
1 min 10-4
0.5 10-5
0 10-6
-60 0 60 120 180 0 1 2 3
Tj (°C) VGS (V)
03af63
104
C
(pF)
103
Ciss
Coss
Crss
102
10-1 1 10 102
VDS (V)
VGS = 0 V; f = 1 MHz
Fig 11. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.
9397 750 10194 © Koninklijke Philips Electronics N.V. 2002. All rights reserved.
03af62 03af64
45 10
VGS = 0 V VGS ID = 40 A
IS (V) Tj = 25 °C
(A) 8
VDD = 24 V
30
6
4
15
175 °C Tj = 25 °C
2
0 0
0 0.3 0.6 0.9 1.2 0 10 20 30 40
VSD (V) QG (nC)
9397 750 10194 © Koninklijke Philips Electronics N.V. 2002. All rights reserved.
9. Package outline
Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB SOT78
E A
p A1
q mounting
D1 base
L1(1) L2
Q
b1
L
1 2 3
b c
e e
0 5 10 mm
scale
mm 4.5 1.39 0.9 1.3 0.7 15.8 6.4 10.3 15.0 3.30 3.8 3.0 2.6
2.54 3.0
4.1 1.27 0.7 1.0 0.4 15.2 5.9 9.7 13.5 2.79 3.6 2.7 2.2
Note
1. Terminals in this zone are not tinned.
00-09-07
SOT78 3-lead TO-220AB SC-46
01-02-16
9397 750 10194 © Koninklijke Philips Electronics N.V. 2002. All rights reserved.
E A1
D1 mounting
base
HD
Lp
1 3
b c
e e Q
0 2.5 5 mm
scale
mm 4.50 1.40 0.85 0.64 11 1.60 10.30 2.54 2.90 15.80 2.60
4.10 1.27 0.60 0.46 1.20 9.70 2.10 14.80 2.20
99-06-25
SOT404
01-02-12
9397 750 10194 © Koninklijke Philips Electronics N.V. 2002. All rights reserved.
seating plane
y
A
E A A2
b2 A1 E1
mounting
base
D1
D
HE
L2
2
L1
L
1 3
b1 b w M A c
e
e1
0 10 20 mm
scale
mm 2.38 0.65 0.93 0.89 1.1 5.46 0.4 6.22 6.73 4.81 2.285 4.57 10.4 2.95 0.9
4.0 0.5 0.2 0.2
2.22 0.45 0.73 0.71 0.9 5.26 0.2 5.98 6.47 4.45 9.6 2.55 0.5
Note
1. Measured from heatsink back to lead.
99-09-13
SOT428 TO-252 SC-63
01-12-11
9397 750 10194 © Koninklijke Philips Electronics N.V. 2002. All rights reserved.
9397 750 10194 © Koninklijke Philips Electronics N.V. 2002. All rights reserved.
[1] Please consult the most recently issued data sheet before initiating or completing a design.
[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at
URL http://www.semiconductors.philips.com.
[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.
14. Trademarks
TrenchMOS — is a trademark of Koninklijke Philips Electronics N.V.
Contact information
For additional information, please visit http://www.semiconductors.philips.com.
For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com. Fax: +31 40 27 24825
9397 750 10194 © Koninklijke Philips Electronics N.V. 2002. All rights reserved.
Contents
1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
4 Pinning information . . . . . . . . . . . . . . . . . . . . . . 1
5 Quick reference data . . . . . . . . . . . . . . . . . . . . . 2
6 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 2
7 Thermal characteristics. . . . . . . . . . . . . . . . . . . 4
7.1 Transient thermal impedance . . . . . . . . . . . . . . 4
8 Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 5
9 Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 9
10 Revision history . . . . . . . . . . . . . . . . . . . . . . . . 12
11 Data sheet status . . . . . . . . . . . . . . . . . . . . . . . 13
12 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
13 Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
14 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . . 13