Anda di halaman 1dari 6

# Analog IC Design Laboratory

### Semester-2

Analog IC Design Laboratory

MT17MVD007

### Contents

• 1 Problem statement

2

• 2 Circuit Parameters

2

• 2.1 Input Excitation characterstics(applied)

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

2

• 2.2 MOSFET dimensions

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

2

• 3 Simulation Results

3

• 4 Conclusion

4

### List of Figures

• 1 Frequency Response Curve

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

5

### List of Tables

• 1 DC Analysis .

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

3

• 2 AC ANALYSIS . .

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

3

• 3 NOISE ANALYSIS

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

3

1

Analog IC Design Laboratory

MT17MVD007

• ### 1 Problem statement

Design a Common Source Ampliﬁer for Gain Greater than 20 dB and Bandwidth greater than 1 MHZ Do DC Analysis to show your DC Operating Point using transfer characteristics. o AC analysis to shown gain and bandwidth(frequency) of your ampliﬁer. Also Find the input and output noise.

Input type

:

DC and

Voltage 1

:

0 V

AC

Voltage 2

:

1.8 V

Vdd=1.8 V

### MOSFET dimensions

 PMOS NMOS L : 180nm L : 180nm W : 360nm W : 360nm 2

Analog IC Design Laboratory

MT17MVD007

• ### 3 Simulation Results

To Fix the DC Operating Point

V out =

V dd

2

Find Vg for Vout in DC Transfer Curve and Also Find Id for that Particular Vg in Id-Vd Curve

We can Find Rd from the Output Equation

V out = V dd Id Rd

Gain of the Common Source Ampliﬁer is given by

GainAv = gm Rd

 W/L Vd(V) Vg(V) Id(uA) (0.95u/0.18u) 0.9 0.64 5.82

Table 1: DC Analysis

 Ac Voltage(mV) Gain(dB) Bandwidth(GHZ) 1 20.3 1

Table 2: AC ANALYSIS

 INPUT NOISE(mV/Hz) Output Noise(nV/Hz) 24.7 67

Table 3: NOISE ANALYSIS

3

Analog IC Design Laboratory

MT17MVD007

### Conclusion

• 1. DC Operating point is decided by Vd vs Vg curve where Vd is half of its maxi-

mum value.

• 2. At that operating point by changing rd value achieved the required gain by track-

ing operating point also.

4

Analog IC Design Laboratory

MT17MVD007

2
1.5
1
0.5
DC TRANSFER CURVE
0
0
0.5
1
1.5
2
Current (dB)

Voltage ss ( Vgs) (Hz)

(a) DC TRANSFER CURVE

20
15
10
5
0
-5
GAIN CURVE
1
100
10000
1x10 6
1x10 8
1x10 10
1x10 12
Mag(V(2)/V(1) (dB)

Frequency(Hz)

(b) Gain and Bandwidth Curve

Figure 1: Frequency Response Curve

5