DESCRIPTION
The PTH04T230/231W is a high-performance, 6-A rated, non-isolated power module. This regulator represents
the 2nd generation of the PTH series of power modules which include a reduced footprint and improved features.
The PTH04T231W is optimized to be used in applications requiring all ceramic capacitors.
Operating from an input voltage range of 2.2 V to 5.5 V, the PTH04T230/231W requires a single resistor to set
the output voltage to any value over the range, 0.69 V to 3.6 V. The wide input voltage range makes the
PTH04T230/231W particularly suitable for advanced computing and server applications that use a 2.5-V, 3.3-V or
5-V intermediate bus architecture.
The module incorporates a comprehensive list of features. Output over-current and over-temperature shutdown
protects against most load faults. A differential remote sense ensures tight load regulation. An adjustable
under-voltage lockout allows the turn-on voltage threshold to be customized. Auto-Track™ sequencing is a
popular feature that greatly simplifies the simultaneous power-up and power-down of multiple modules in a
power system.
The PTH04T230/231W includes new patent pending technologies, TurboTrans™ and SmartSync. The
TurboTrans feature optimizes the transient response of the regulator while simultaneously reducing the quantity
of external output capacitors required to meet a target voltage deviation specification. Additionally, for a target
output capacitor bank, TurboTrans can be used to significantly improve the regulators transient response by
reducing the peak voltage deviation. SmartSync allows for switching frequency synchronization of multiple
modules, thus simplifying EMI noise suppression tasks and reduces input capacitor RMS current requirements.
Double-sided surface mount construction provides a low profile and compact footprint. Package options include
both through-hole and surface mount configurations that are lead (Pb) - free and RoHS compatible.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2 TurboTrans, TMS320 are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date. Copyright © 2006–2009, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
PTH04T230W, PTH04T231W
SLTS271C – SEPTEMBER 2006 – REVISED MARCH 2009 ............................................................................................................................................. www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
PTH04T230W
SmartSync
TurboTransE
Track
9 1 8 RTT
1%
0.05 W
VI Track SYNC TT (Optional)
2 5 +Sense
VI +Sense
4 Vo
PTH04T230W Vo
Inhibit
10 6
INH/UVLO −Sense
GND VoAdj
L
+
3 7 O
+ CO1 CO2 A
RSET 100 µF 150 µF
1% D
Ceramic Non−Ceramic
0.05 W (Required) (Required)
(Required)
RUVLO CI (Note A) −Sense
1% 330 µF
0.05 W (Required)
GND (Optional) (Note B) GND
UDG−06046
A. RSET required to set the output voltage to a value higher than 0.69 V. See the Electrical Characteristics table.
B. An additional 22-µF ceramic input capacitor is recommended to reduce RMS ripple current.
TurboTransE
Track
9 1 8 RTT
1%
0.05 W
VI Track SYNC TT (Optional)
2 5 +Sense
VI +Sense
4 Vo
PTH04T231W Vo
Inhibit
10 6
INH/UVLO −Sense
GND VoAdj
L
3 7 O
RSET A
1% CO D
0.05 W 300 µF
(Required) Ceramic
RUVLO CI (Note A) (Required) −Sense
1% 300 µF
0.05 W (Required)
GND (Optional) GND
ORDERING INFORMATION
For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see
the TI website at www.ti.com.
(1) During reflow of surface mount package version do not elevate peak temperature of the module, pins or internal components above the
stated maximum.
ELECTRICAL CHARACTERISTICS
PTH04T230W
TA =25°C, VI = 5 V, VO = 3.3 V, CI = 330 µF, CO1 = 100 µF ceramic, CO2 = 150 µF non-ceramic, and IO = IO max (unless
otherwise stated)
PARAMETER TEST CONDITIONS PTH04T230W UNIT
MIN TYP MAX
IO Output current Over VO range 25°C, natural convection 0 6 A
0.69 ≤ VO ≤ 1.7 2.2 5.5
VI Input voltage range Over IO range V
1.7 < VO ≤ 3.6 VO+0.5 (1) 5.5
Output adjust range Over IO range 0.69 3.6 V
(2)
Set-point voltage tolerance ±0.5 ±1.0 %Vo
Temperature variation –40°C < TA < 85°C ±0.3 %Vo
VO
Line regulaltion Over VI range ±2 mV
Load regulation Over IO range ±2 mV
(2)
Total output variation Includes set-point, line, load, –40°C ≤ TA ≤ 85°C ±1.5 %VO
RSET = 1.21 kΩ, VO = 3.3 V 94%
RSET = 2.38 kΩ, VO = 2.5 V 92%
RSET = 4.78 kΩ, VO = 1.8 V 90%
η Efficiency IO = 6 A RSET = 7.09 kΩ, VO = 1.5 V 89%
RSET = 12.1 kΩ, VO = 1.2 V 87%
RSET = 20.8 kΩ, VO = 1.0 V 85%
RSET = 689 kΩ, VO = 0.7 V 81%
VO Ripple (peak-to-peak) 20-MHz bandwidth 1 %VO
ILIM Overcurrent threshold Reset, followed by auto-recovery 10 A
w/o TurboTrans Recovery Time 100 µSec
CO1 = 100 µF, ceramic
CO2 = 150 µF, VO Overshoot 100 mV
non-ceramic
2.5 A/µs load step (3)
w/o TurboTrans Recovery Time 120 µSec
50% to 100% IOmax
Transient response CO1 = 100 µF, ceramic
VI = 3.3 V
CO2 = 990 µF, Type B VO Overshoot 60 mV
VO = 2.5 V
with TurboTrans Recovery Time 180 µSec
CO1 = 100 µF, ceramic
CO2 = 990 µF, Type B VO Overshoot 35 mV
RTT = 1.54 kΩ
(4)
IIL Track input current (pin 9) Pin to GND -130 µA
dVtrack/dt Track slew rate capability CO ≤ CO (max) 1 V/ms
VI increasing, RUVLO = OPEN 1.95 2.19
Adjustable Under-voltage lockout
UVLOADJ VI decreasing, RUVLO = OPEN 1.3 1.5 V
(pin 10)
Hysteresis, RUVLO ≤ 52.3 kΩ 0.5
Input high voltage (VIH) Open (5)
V
Inhibit control (pin 10) Input low voltage (VIL) -0.2 0.6
Input low current (IIL), Pin 10 to GND 125 µA
Iin Input standby current Inhibit (pin 10) to GND, Track (pin 9) open 5 mA
fs Switching frequency Over VI and IO ranges, SmartSync (pin 1) to GND 300 kHz
fSYNC Synchronization (SYNC) frequency 240 400 kHz
VSYNCH SYNC High-Level Input Voltage 2 5.5 V
VSYNCL SYNC Low-Level Input Voltage 0.8 V
tSYNC SYNC Minimum Pulse Width 200 nSec
(1) The minimum input voltage is 2.2 V or (VO + 0.5) V, whichever is greater.
(2) The set-point voltage tolerance is affected by the tolerance and stability of RSET. The stated limit is unconditionally met if RSET has a
tolerance of 1% with 200 ppm/C or better temperature stability.
(3) Without TurboTrans, the minimum ESR limit of 7 mΩ must not be violated.
(4) A low-leakage (<100 nA), open-drain device, such as MOSFET or voltage supervisor IC, is recommended to control pin 9. The
open-circuit voltage is less than VI.
(5) This control pin has an internal pull-up. Do not place an external pull-up on this pin. If it is left open-circuit, the module operates when
input power is applied. A small, low-leakage (<100 nA) MOSFET is recommended for control. The open-circuit voltage is less than 3.5
Vdc. For additional information, see the related application information section.
(6) A 330 µF input capacitor is required for proper operation. The capacitor must be rated for a minimum of 400 mA rms of ripple current.
An additional 22-µF ceramic input capacitor is recommended to reduce rms ripple current.
(7) 100 µF ceramic and 150 F non-ceramic external output capacitance is required for basic operation. The minimum output capacitance
requirement increases when TurboTrans™ (TT) technology is used. See the Application Information for more guidance.
(8) This is the calculated maximum disregarding TurboTrans™ technology. When the TurboTrans feature is used, the minimum output
capacitance must be increased. See the TurboTrans application notes for further guidance.
(9) When using TurboTrans™ technology, a minimum value of output capacitance is required for proper operation. Additionally, low ESR
capacitors are required for proper operation. See the TurboTrans application notes for further guidance.
(10) This is the calaculated maximum when using the TurboTrans feature. Additionally, low ESR capacitors are required for proper operation.
See the TurboTrans application notes for further guidance.
ELECTRICAL CHARACTERISTICS
PTH04T231W (Ceramic Capacitors)
TA = 25°C, VI = 5 V, VO = 3.3 V, CI = 300 µF ceramic, CO = 300 µF ceramic, and IO = IO max (unless otherwise stated)
PARAMETER TEST CONDITIONS PTH04T231W UNIT
MIN TYP MAX
IO Output current Over VO range 25°C, natural convection 0 6 A
0.69 ≤ VO ≤ 1.7 2.2 5.5
VI Input voltage range Over IO range V
1.7 < VO ≤ 3.6 VO+0.5 (1) 5.5
VOADJ Output voltage adjust range Over IO range 0.69 3.6 V
(2)
Set-point voltage tolerance ±0.5 ±1 %Vo
Temperature variation –40°C < TA < 85°C ±0.3 %Vo
VO Line regulaltion Over VI range ±2 mV
Load regulation Over IO range ±2 mV
(2)
Total output variation Includes set-point, line, load, –40°C ≤ TA ≤ 85°C ±1.5 %Vo
RSET = 1.21 kΩ, VO = 3.3 V 94%
RSET = 2.38 kΩ, VO = 2.5 V 92%
RSET = 4.78 kΩ, VO = 1.8 V 90%
η Efficiency IO = 6 A RSET = 7.09 kΩ, VO = 1.5 V 89%
RSET = 12.1 kΩ, VO = 1.2 V 87%
RSET = 20.8 kΩ, VO = 1.0 V 85%
RSET = 689 kΩ, VO = 0.7 V 81%
VO Ripple (peak-to-peak) 20-MHz bandwidth 1 %VO
ILIM Overcurrent threshold Reset, followed by auto-recovery 10 A
(1) The minimum input voltage is 2.2 V or (VO + 0.5) V, whichever is greater.
(2) The set-point voltage tolerance is affected by the tolerance and stability of RSET. The stated limit is unconditionally met if RSET has a
tolerance of 1% with 100 ppm/C or better temperature stability. .
(3) A low-leakage (<100 nA), open-drain device, such as MOSFET or voltage supervisor IC, is recommended to control pin 9. The
open-circuit voltage is less than VI.
(4) This control pin has an internal pull-up. Do not place an external pull-up on this pin. If it is left open-circuit, the module operates when
input power is applied. A small, low-leakage (<100 nA) MOSFET is recommended for control. The open-circuit voltage is less than 3.5
Vdc. For additional information, see the related application note.
(5) 300 µF of ceramic input capacitance is required for proper operation.
(6) 300 µF of ceramic output capacitance is required for basic operation. The minimum output capacitance requirement increases when
TurboTrans™ (TT) technology is utilized. Additionally, low ESR capacitors are required for proper operation. See related Application
Information for more guidance.
(7) This is the calculated maximum disregarding TurboTrans™ technology.
PTH04T230/231W
(TOP VIEW)
1 10
2 8
3 4
TERMINAL FUNCTIONS
TERMINAL
DESCRIPTION
NAME NO.
VI 2 The positive input voltage power node to the module, which is referenced to common GND.
VO 4 The regulated positive power output with respect to the GND.
This is the common ground connection for the VI and VO power connections. It is also the 0 Vdc reference for
GND 3
the control inputs.
The Inhibit pin is an open-collector/drain, negative logic input that is referenced to GND. Applying a low level
ground signal to this input disables the module’s output and turns off the output voltage. When the Inhibit control
is active, the input current drawn by the regulator is significantly reduced. If the Inhibit pin is left open-circuit, the
Inhibit and module produces an output whenever a valid input source is applied.
10
UVLO (1)
This pin is also used for input undervoltage lockout (UVLO) programming. Connecting a resistor from this pin to
GND (pin 3) allows the ON threshold of the UVLO to be adjusted higher than the default value. For more
information, see the Application Information section.
A 0.05 W 1% resistor must be directly connected between this pin and pin 6 (– Sense) to set the output voltage
to a value higher than 0.69 V. The temperature stability of the resistor should be 100 ppm/°C (or better). The
VO Adjust 7 setpoint range for the output voltage is from 0.69 V to 3.6 V. If left open circuit, the output voltage defaults to its
lowest value. For further information, on output voltage adjustment see the related application note.
The specification table gives the preferred resistor values for a number of standard output voltages.
The sense input allows the regulation circuit to compensate for voltage drop between the module and the load.
+ Sense 5
For optimal voltage accuracy, +Sense must be connected to VO, close to the load.
The sense input allows the regulation circuit to compensate for voltage drop between the module and the load.
– Sense 6 For optimal voltage accuracy, –Sense must be connected to GND (pin 3), very close to the module (within 10
cm).
This is an analog control input that enables the output voltage to follow an external voltage. This pin becomes
active typically 20 ms after the input voltage has been applied, and allows direct control of the output voltage
from 0 V up to the nominal set-point voltage. Within this range the module's output voltage follows the voltage at
Track 9
the Track pin on a volt-for-volt basis. When the control voltage is raised above this range, the module regulates
at its set-point voltage. The feature allows the output voltage to rise simultaneously with other modules powered
from the same input bus. If unused, this input should be connected to VI.
NOTE: Due to the undervoltage lockout feature, the output of the module cannot follow its own input voltage
during power up. For more information, see the related application note.
This input pin adjusts the transient response of the regulator. To activate the TurboTrans feature, a 1%, 0.05 W
resistor must be connected between this pin and pin 5 (+Sense) very close to the module. For a given value of
output capacitance, a reduction in peak output voltage deviation is achieved by using this feature. If unused, this
TurboTrans™ 8
pin must be left open-circuit. The resistance requirement can be selected from the TurboTrans resistor table in
the Application Information section. External capacitance must never be connected to this pin unless the
TurboTrans resistor is a short, 0Ω.
This input pin sychronizes the switching frequency of the module to an external clock frequency. The SmartSync
feature can be used to sychronize the switching fequency of multiple PTH04T230/231W modules, aiding EMI
SmartSync 1
noise suppression efforts. If unused, this pin should be connected to GND (pin 3). For more information, please
review the Application Information section.
(1) Denotes negative logic: Open = Normal operation, Ground = Function active
PD − Power Dissipation − W
1.8 V 1.2 V
1.5 V 1.0 V
1.2 V 0.7 V
1.0 V
Efficiency − %
80 0.7 V
16 0.9
1.8 V
1.8 V 2.5 V
1.5 V
70 1.0 V
12 0.6 2.5 V 1.0 V
VO
0.7 V 3.3 V
2.5 V 0.7 V
60 1.8 V 0.3
1.5 V 8 1.2 V
1.2 V
1.0 V
0.7 V
1.2 V 1.0 V
0.7 V 0
50 4
0 1 2 3 4 5 6 0 1 2 3 4 5 6 0 1 2 3 4 5 6
IO − Output Current − A IO − Output Current − A IO − Output Current − A
AMBIENT TEMPERATURE
vs
OUTPUT CURRENT
90
80
PD − Ambient Temperature − °C
07
Natural
Convection
60
50
40
30
All VO
20
0 1 2 3 4 5 6
IO − Output Current − A
Figure 4.
(1) The electrical characteristic data has been developed from actual products tested at 25C. This data is considered typical for the
converter. Applies to Figure 1, Figure 2, and Figure 3.
(2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum
operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm double-sided PCB with 2 oz. copper.
Applies to Figure 4.
PD − Power Dissipation − W
1.8 V
80 10 0.7
1.5 V
1.0 V 1.2 V 1.8 V
70 8 0.5
1.8 V
1.2 V and 0.7 V
0.7 V VO 2.5 V
2.5 V
1.8 V 0.3
60 6 1.0 V
1.5 V
1.2 V
1.0 V 0.7 V 2.5 V 1.0 V
0.7 V
0.1
50 4 0 1 2 3 4 5 6
0 1 2 3 4 5 6 0 1 2 3 4 5 6
IO − Output Current − A IO − Output Current − A IO − Output Current − A
AMBIENT TEMPERATURE
vs
OUTPUT CURRENT
90
80
PD − Ambient Temperature − °C
07
Natural
Convection
60
50
40
30
All VO
20
0 1 2 3 4 5 6
IO − Output Current − A
Figure 8.
(1) The electrical characteristic data has been developed from actual products tested at 25C. This data is considered typical for the
converter. Applies to Figure 5, Figure 6, and Figure 7.
(2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum
operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm double-sided PCB with 2 oz. copper.
Applies to Figure 8.
APPLICATION INFORMATION
(1) The minimum input voltage is 2.2 V or (VO + 0.5) V, whichever is greater.
5 +Sense
+Sense
PTH04T230/231W
4 VO
VO
6
−Sense
GND VoAdj
3 7
RSET
1%
0.05 W −Sense
GND
UDG−06043
(1) RSET: Use a 0.05 W resistor with a tolerance of 1% and temperature stability of 100 ppm/°C (or better). Connect the
resistor directly between pins 7 and 6, as close to the regulator as possible, using dedicated PCB traces.
(2) Never connect capacitors from VO Adjust to either GND, VO, or +Sense. Any capacitance added to the VO Adjust pin
affects the stability of the regulator.
Capacitor Technologies
Electrolytic Capacitors
When using electrolytic capacitors, high-quality, computer-grade electrolytic capacitors are recommended.
Aluminum electrolytic capacitors provide adequate decoupling over the frequency range of 2 kHz to 150 kHz,
and are suitable when ambient temperatures are above -20°C. For operation below -20°C, tantalum,
ceramic, or OS-CON type capacitors are required.
Ceramic Capacitors
The performance of aluminum electrolytic capacitors is less effective above 150 kHz. Multilayer ceramic
capacitors have a low ESR and a resonant frequency higher than the bandwidth of the regulator. They can
be used to reduce the reflected ripple current at the input as well as improve the transient response of the
output.
Tantalum, Polymer-Tantalum Capacitors
Tantalum type capacitors may only used on the output bus, and are recommended for applications where the
ambient operating temperature is less than 0°C. The AVX TPS series and Kemet capacitor series are
suggested over many other tantalum types due to their lower ESR, higher rated surge, power dissipation,
and ripple current capability. Tantalum capacitors that have no stated ESR or surge current rating are not
recommended for power applications.
(8) Required capacitors with TurboTrans. See the TurboTrans Application information for Capacitor Selection
Capacitor Types:
a. Type A = (100 < capacitance × ESR ≤ 1000)
b. Type B = (1,000 < capacitance × ESR ≤ 5,000)
c. Type C = (5,000 < capacitance × ESR ≤ 10,000)
(9) N/R – Not recommended. The voltage rating does not meet the minimum operating limits.
(10) The voltage rating of this capacitor only allows it to be used for output voltage that is equal to or less than 80% of the working voltage.
(11) N/R – Not recommended. The ESR value of this capacitor is below the required minimum when not using TurboTrans.
(12) Aluminum Electrolytic capacitor not recommended for the TurboTrans due to higher ESR × capacitance products. Aluminum and higher
ESR capacitors can be used in conjunction with lower ESR capacitance.
(13) The voltage rating of this capacitor only allows it to be used for output voltage that is equal to or less than 50% of the working voltage.
(14) Any combination of ceramic capacitor values is limited as listed in the Electrical Characteristics table.
TURBOTRANS
TurboTrans™ Technology
TurboTrans technology is a feature introduced in the T2 generation of the PTH/PTV family of power modules.
TurboTrans optimizes the transient response of the regulator with added external capacitance using a single
external resistor. Benefits of this technology include reduced output capacitance, minimized output voltage
deviation following a load transient, and enhanced stability when using ultra-low ESR output capacitors. The
amount of output capacitance required to meet a target output voltage deviation is reduced with TurboTrans
activated. Likewise, for a given amount of output capacitance, with TurboTrans engaged, the amplitude of the
voltage deviation following a load transient is reduced. Applications requiring tight transient voltage tolerances
and minimized capacitor footprint area benefits greatly from this technology.
TurboTrans™ Selection
Using TurboTrans requires connecting a resistor, RTT, between the +Sense pin (pin5) and the TurboTrans pin
(pin8). The value of the resistor directly corresponds to the amount of output capacitance required. All T2
products require a minimum value of output capacitance whether or not TurboTrans is used. For the
PTH04T230W, the minimum required capacitance is 200µF ceramic. When using TurboTrans, capacitors with a
capacitance × ESR product below 10,000 µF×mΩ are required. (Multiply the capacitance (in µF) by the ESR (in
mΩ) to determine the capacitance × ESR product.) See the Capacitor Selection section of the datasheet for a
variety of capacitors that meet this criteria.
Figure 10 shows the amount of output capacitance required to meet a desired transient voltage deviation with
and without TurboTrans for several capacitor types; TypeA (e.g. ceramic), TypeB (e.g. polymer-tantalum), and
TypeC (e.g. OS-CON). To calculate the proper value of RTT, first determine the required transient voltage
deviation limits and magnitude of the transient load step. Next, determine what type of output capacitors is used.
(If more than one type of output capacitor is used, select the capacitor type that makes up the majority of the
total output capacitance). Knowing this information, use the chart in Figure 10 that corresponds to the capacitor
type selected. To use the chart, begin by dividing the maximum voltage deviation limit (in mV) by the magnitude
of the load step (in Amps). This gives a mV/A value. Find this value on the Y-axis of the appropriate chart. Read
across the graph to the 'With TurboTrans' plot. From this point, read down to the X-axis which lists the minimum
required capacitance, CO, to meet that transient voltage deviation. The required RTT resistor value can then be
calculated using the equation or selected from the TurboTrans table. The TurboTrans tables include both the
required output capacitance and the corresponding RTT values to meet several values of transient voltage
deviation for 25%(1.5A), 50%(3A), and 75%(4.5A) output load steps.
The chart can also be used to determine the achievable transient voltage deviation for a given amount of output
capacitance. Selecting the amount of output capacitance along the X-axis, reading up to the 'With TurboTrans'
curve, and then over to the Y-axis, gives the transient voltage deviation limit for that value of output capacitance.
The required RTT resistor value can be calculated using the equation or selected from the TurboTrans table.
As an example, consider a 5-V application requiring a 45mV deviation during a 3-A, 50% load transient. A
majority of 330µF, 10mΩ ouput capacitors are used. Use the Type B capacitor chart, Figure 11. Dividing 45mV
by 3A gives 15mV/A transient voltage deviation per amp of transient load step. Select 15mV/A on the Y-axis and
read across to the 'With TurboTrans' plot. Following this point down to the X-axis gives us a minimum required
output capacitance of approximately 820µF. The required RTT resistor value for 820µF can then be calculated or
selected from Table 5. The required RTT resistor is approximately 6.19kΩ.
To see the benefit of TurboTrans, follow the 15mV/A marking across to the 'Without TurboTrans' plot. Following
that point down shows that you would need a minimum of 2700µF of output capacitance to meet the same
transient deviation limit. This is the benefit of TurboTrans. A typical TurboTrans schematic is shown in Figure 16.
30 30
Transient − mV/A
10 10
9 9
8 With TurboTrans 8 With TurboTrans
7 7
6 6
PTH04T231 Type A PTH04T231 Type A
5 Ceramic Capacitors 5 Ceramic Capacitors
4 4
200
300
400
600
700
800
900
4000
5000
500
600
1000
2000
3000
200
300
400
700
800
900
4000
5000
500
1000
2000
3000
C − Capacitance − µF C − Capacitance − µF
Figure 10. Capacitor Type A, 100 < C(µF) x ESR(mΩ) ≤ Figure 11. Capacitor Type A, 100 < C(µF) x ESR(mΩ) ≤
1000 1000
(e.g. Ceramic) (e.g. Ceramic)
20 20
Transient − mV/A
Transient − mV/A
10 10
9 9
8 8
7 7
With TurboTrans
6 6
With TurboTrans
5 5
4 4
600
200
300
400
700
800
900
4000
5000
500
1000
2000
3000
600
4000
5000
200
300
400
700
800
900
1000
2000
3000
500
C − Capacitance − µF C − Capacitance − µF
Figure 12. Capacitor Type B, 1000 < C(µF) x ESR(mΩ) ≤ Figure 13. Capacitor Type B, 1000 < C(µF) x ESR(mΩ) ≤
5000 5000
(e.g. Polymer-Tantalum) (e.g. Polymer-Tantalum)
30 Without TurboTrans 30
Without TurboTrans
20 20
Transient − mV/A
Transient − mV/A
10 10
9 9
8 8
7 With TurboTrans 7
6 6 With TurboTrans
5 5
4 4
600
600
200
300
400
700
800
900
4000
5000
4000
5000
200
300
400
700
800
900
500
1000
2000
3000
1000
2000
3000
500
C − Capacitance − µF C − Capacitance − µF
Figure 14. Capacitor Type C, 5000 < C(µF) x ESR(mΩ) ≤ Figure 15. Capacitor Type C, 5000 < C(µF) x ESR(mΩ) ≤
10,000 10,000
(e.g. OS-CON) (e.g. OS-CON)
TurboTransE
RTT
0 kΩ
(Note A)
VI AutoTrack SYNC TT +Sense
VI +Sense
VO
PTH04T230W VO
INH/UVLO −Sense
GND VoAdj L
3 7 CO1 CO2 O
+ 200 µF 1320 µF A
CI RSET Ceramic Type B D
330 µF 1%
(Required) 0.05 W
GND GND
UDG−06047
A. The value of RTT must be calculated using the total value of output capacitance.
PTH04T230
CO = 1520 µF
Without TurboTrans
50 mV/div
With TurboTrans
50 mV/div
68.54 * V THD
R UVLO + kW
V THD * 2.07 (5)
Table 7 lists the standard resistor values for RUVLO for different values of the ON-threshold (VTHD) voltage.
PTH04T230/231W
VI 2
VI
+ 10 Inhibit/
CI UVLO GND
3
RUVLO
GND
UDG−06059
Soft-Start Power Up
The Auto-Track feature allows the power-up of multiple PTH/PTV modules to be directly controlled from the
Track pin. However in a stand-alone configuration, or when the Auto-Track feature is not being used, the Track
pin should be directly connected to the input voltage, VI (see Figure 19).
9
VI
Track
(2 V/div)
PTH04T230/231W
VI 2
VI
+
CI GND
3 VO
(1 V/div)
GND
UDG−06044
II
(2 A/div)
T − Time − 4 ms/div
Figure 19. Defeating the Auto-Track Function Figure 20. Power-Up Waveform
When the Track pin is connected to the input voltage the Auto-Track function is permanently disengaged. This
allows the module to power up entirely under the control of its internal soft-start circuitry. When power up is
under soft-start control, the output voltage rises to the set-point at a quicker and more linear rate. From the
moment a valid input voltage is applied, the soft-start control introduces a short time delay (typically 2ms–10ms)
before allowing the output voltage to rise. The output then progressively rises to the module’s setpoint voltage.
Figure 20 shows the soft-start power-up characteristic of the PTH04T230/231W operating from a 5-V input bus
and configured for a 1.8-V output. The waveforms were measured with a 6-A constant current load and the
Auto-Track feature disabled. The initial rise in input current when the input voltage first starts to rise is the charge
current drawn by the input capacitors. Power-up is complete within 20 ms.
Remote Sense
Differential remote sense improves the load regulation performance of the module by allowing it to compensate
for any IR voltage drop between its output and the load in either the positive or return path. An IR drop is caused
by the output current flowing through the small amount of pin and trace resistance. Connecting the +Sense (pin
5) and –Sense (pin 6) pins to the respective positive and ground reference of the load terminals improves the
load regulation of the output voltage at the connection points.
With the sense pins connected at the load, the difference between the voltage measured directly between the VO
and GND pins, and that measured at the Sense pins, is the amount of IR drop being compensated by the
regulator. This should be limited to a maximum of 300mV.
If the remote sense feature is not used at the load, connect the +Sense pin to VO (pin4) and connect the –Sense
pin to the module GND (pin 3).
The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency
dependent components that may be placed in series with the converter output. Examples include OR-ing
diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the remote sense
connection they are effectively placed inside the regulation control loop, which can adversely affect the
stability of the regulator.
PTH04T230/231W
VI 2 VO
VI
(1 V/div)
+ 10 Inhibit/
II
CI UVLO GND (2 A/div)
1 = Inhibit 3
Q1
GND BSS138
UDG−06045
VINH
(2 V/div)
T − Time − 4 ms/div
Figure 21. On/Off Inhibit Control Circuit Figure 22. Power-Up Response from Inhibit Control
Turning Q1 on applies a low voltage to the Inhibit control pin and disables the output of the module. If Q1 is then
turned off, the module executes a soft-start power-up sequence. A regulated output voltage is produced within 40
ms. Figure 22 shows the typical rise in both the output voltage and input current, following the turn-off of Q1. The
turn off of Q1 corresponds to the rise in the waveform, VINH. The waveforms were measured with a 3-A constant
current load.
Overcurrent Protection
For protection against load faults, all modules incorporate output overcurrent protection. Applying a load that
exceeds the regulator's overcurrent threshold causes the regulated output to shut down. Following shutdown, a
module periodically attempts to recover by initiating a soft-start power-up. This is described as a hiccup mode of
operation, whereby the module continues in a cycle of successive shutdown and power up until the load fault is
removed. During this period, the average current flowing into the fault is significantly reduced. Once the fault is
removed, the module automatically recovers and returns to normal operation.
Smart Sync
Smart Sync is a feature that allows multiple power modules to be synchronized to a common frequency. Driving
the Smart Sync pins with an external oscillator set to the desired frequency, synchronizes all connected modules
to the selected frequency. The synchronization frequency can be higher or lower than the nominal switching
frequency of the modules within the range of 240 kHz to 400 kHz (see Electrical Specifications table for
frequency limits). Synchronizing modules powered from the same bus eliminates beat frequencies reflected back
to the input supply, and also reduces EMI filtering requirements. These are the benefits of Smart Sync. Power
modules can also be synchronized out of phase to minimize source current loading and minimize input
capacitance requirements. Figure 23 shows a standard circuit with two modules syncronized 180° out of phase
using a D flip-flop.
0°
Track SYNC TT
VI =5 V
Vi +Sense
VO1
PTH04T230W Vo
Inhibit/
SN74LVC2G74 UVLO −Sense
+ CI1 + CO1
VCC GND VoAdj
CLR PRE
RSET1
fCLK = 2 x fMODULE CLK Q
180°
D Q
GND
Track Sync TT
Vi +Sense
VO2
PTH04T240W Vo
Inhibit/
UVLO −Sense
+ CO2
+ CI2 GND VoAdj
RSET2
UDG−06054
Auto-Track™ Function
The Auto-Track function is unique to the PTH/PTV family, and is available with all POLA products. Auto-Track
was designed to simplify the amount of circuitry required to make the output voltage from each module power up
and power down in sequence. The sequencing of two or more supply voltages during power up is a common
requirement for complex mixed-signal applications that use dual-voltage VLSI ICs such as the TMS320™ DSP
family, microprocessors, and ASICs.
Typical Application
The basic implementation of Auto-Track allows for simultaneous voltage sequencing of a number of Auto-Track
compliant modules. Connecting the Track inputs of two or more modules forces their track input to follow the
same collective RC-ramp waveform, and allows their power-up sequence to be coordinated from a common
Track control signal. This can be an open-collector (or open-drain) device, such as a power-up reset voltage
supervisor IC. See U3 in Figure 24.
To coordinate a power-up sequence, the Track control must first be pulled to ground potential. This should be
done at or before input power is applied to the modules. The ground signal should be maintained for at least
20 ms after input power has been applied. This brief period gives the modules time to complete their internal
soft-start initialization (4), enabling them to produce an output voltage. A low-cost supply voltage supervisor IC,
that includes a built-in time delay, is an ideal component for automatically controlling the Track inputs at power
up.
Figure 24 shows how a TPS3808 supply voltage supervisor IC (U3) can be used to coordinate the sequenced
power up of 5-V PTH modules. The output of the TPS3808 supervisor becomes active above an input voltage of
0.8 V, enabling it to assert a ground signal to the common track control well before the input voltage has reached
the module's undervoltage lockout threshold. The ground signal is maintained until approximately 27ms after the
input voltage has risen above U3's voltage threshold, which is 4.65V. The 27-ms time period is controlled by the
capacitor C3. The value of 4700pF provides sufficient time delay for the modules to complete their internal
soft-start initialization. The output voltage of each module remains at zero until the track control voltage is
allowed to rise. When U3 removes the ground signal, the track control voltage automatically rises. This causes
the output voltage of each module to rise simultaneously with the other modules, until each reaches its
respective set-point voltage.
Figure 25 shows the output voltage waveforms after input voltage is applied to the circuit. The waveforms, VO1
and VO2, represent the output voltages from the two power modules, U1 (3.3 V) and U2 (1.8 V), respectively.
VTRK, VO1, and VO2 are shown rising together to produce the desired simultaneous power-up characteristic.
The same circuit also provides a power-down sequence. When the input voltage falls below U3's voltage
threshold, the ground signal is re-applied to the common track control. This pulls the track inputs to zero volts,
forcing the output of each module to follow, as shown in Figure 26. Power down is normally complete before the
input voltage has fallen below the modules' undervoltage lockout. This is an important constraint. Once the
modules recognize that an input voltage is no longer present, their outputs can no longer follow the voltage
applied at their track input. During a power-down sequence, the fall in the output voltage from the modules is
limited by the Auto-Track slew rate capability.
U1
PTH05T210W Vo
VO1 = 3.3 V
Inhibit/
6 UVLO −Sense
+ GND VoAdj
3 5 CO1
MR SENSE CI1 RSET1
1.62 kΩ
C4 U3
0.1 µF TPS3808G50
4 1
CT RESET
GND
Auto Track TurboTrans RTT
2
C3 SmartSync +Sense
4700 µF
U2
Vi Vo
PTH04T230W
VO2 = 1.8 V
Inhibit/
UVLO −Sense
GND VoAdj
+ CO2
RSET2
CI2 4.75 kΩ
UDG−06042
Track +Sense
VI = 5 V VO = 2.5 V 3.3 V
VI PTH04T230W VO
IO
Inhibit GND VOAdj −Sense
+
CI RSET CO VCORE VCCIO
330 µF 2.37 kΩ 200 µF
ASIC
UDG−06055
VIN (1 V/div)
VO (1 V/div)
IO (2 A/div)
t - Time = 4 ms/div
www.ti.com 27-Apr-2017
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
PTH04T230WAD ACTIVE Through- ECL 10 36 RoHS (In SN N / A for Pkg Type -40 to 85
Hole Module Work) & Green
(In Work)
PTH04T230WAS ACTIVE Surface ECM 10 36 RoHS (In SNPB Level-1-235C-UNLIM/ -40 to 85
Mount Module Work) & Green Level-3-260C-168HRS
(In Work)
PTH04T230WAZ ACTIVE Surface BCM 10 36 RoHS (In SNAGCU Level-3-260C-168 HR -40 to 85
Mount Module Work) & Green
(In Work)
PTH04T230WAZT ACTIVE Surface BCM 10 250 RoHS (In SNAGCU Level-3-260C-168 HR -40 to 85
Mount Module Work) & Green
(In Work)
PTH04T231WAD ACTIVE Through- ECL 10 36 RoHS (In SN N / A for Pkg Type -40 to 85
Hole Module Work) & Green
(In Work)
PTH04T231WAS ACTIVE Surface ECM 10 36 RoHS (In SNPB Level-1-235C-UNLIM/ -40 to 85
Mount Module Work) & Green Level-3-260C-168HRS
(In Work)
PTH04T231WAZ ACTIVE Surface BCM 10 36 RoHS (In SNAGCU Level-3-260C-168 HR -40 to 85
Mount Module Work) & Green
(In Work)
PTH04T231WAZT ACTIVE Surface BCM 10 250 RoHS (In SNAGCU Level-3-260C-168 HR -40 to 85
Mount Module Work) & Green
(In Work)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com 27-Apr-2017
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-
compliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated