Anda di halaman 1dari 17

MC34067, MC33067

High Performance
Resonant Mode Controllers
The MC34067/MC33067 are high performance zero voltage switch
resonant mode controllers designed for off−line and dc−to−dc
converter applications that utilize frequency modulated constant
off−time or constant deadtime control. These integrated circuits http://onsemi.com
feature a variable frequency oscillator, a precise retriggerable
one−shot timer, temperature compensated reference, high gain wide MARKING
bandwidth error amplifier, steering flip−flop, and dual high current DIAGRAMS
totem pole outputs ideally suited for driving power MOSFETs.
Also included are protective features consisting of a high speed fault 16
comparator and latch, programmable soft−start circuitry, input MC3x067P
undervoltage lockout with selectable thresholds, and reference 16 AWLYYWW
undervoltage lockout. These devices are available in dual−in−line and 1 1
PDIP−16
surface mount packages. P SUFFIX
Features CASE 648
• Zero Voltage Switch Resonant Mode Operation
• Variable Frequency Oscillator with a Control Range
Exceeding 1000:1 16

• Precision One−Shot Timer for Controlled Off−Time 16 MC3x067DW


• Internally Trimmed Bandgap Reference AWLYYWW
1
• 4.0 MHz Error Amplifier
• Dual High Current Totem Pole Outputs SOIC−16W
DW SUFFIX

1
Selectable Undervoltage Lockout Thresholds with Hysteresis CASE 751G
• Enable Input
• Programmable Soft−Start Circuitry x = 3 or 4
• Low Startup Current for Off−Line Operation A
WL
= Assembly Location
= Wafer Lot
• Pb−Free Packages are Available* YY = Year
WW = Work Week
15
VCC
Enable / 9 VCC UVLO / 5.0 V 5
UVLO Adjust Enable Vref
Reference
1
OSC Charge
Variable Vref UVLO
2 PIN CONNECTIONS
OSC RC Frequency
Oscillator 3 Oscillator OSC Charge 1 16 One−Shot RC
Control Current 14
Output A OSC RC 2 15 VCC
16
One−Shot One−Shot Steering
Flip−Flop 12 OSC Control Current 3 14 Drive Output A
Output B
Error Amp 6 2.5 V GND 4 13 Power GND
Output Clamp 13
Noninverting 8 Pwr GND Vref 5 12 Drive Output B
Input
Inverting Input 7 Error Amp Out 6 11 CSoft−Start
Error
11 Amp Soft−Start 10
Inverting Input 7 10 Fault Input
Soft−Start Fault Detector/
Latch Fault Input Enable/UVLO
Noninverting Input 8 9
Adjust
(Top View)
4 Ground

Figure 1. Simplified Block Diagram

*For additional information on our Pb−Free strategy and soldering details, please
ORDERING INFORMATION
download the ON Semiconductor Soldering and Mounting Techniques
See detailed ordering and shipping information in the package
Reference Manual, SOLDERRM/D.
dimensions section on page 2 of this data sheet.

 Semiconductor Components Industries, LLC, 2004 1 Publication Order Number:


September, 2004 − Rev. 10 MC34067/D
MC34067, MC33067

MAXIMUM RATINGS
Rating Symbol Value Unit
Power Supply Voltage VCC 20 V
Drive Output Current, Source or Sink (Note 1) IO A
Continuous 0.3
Pulsed (0.5 s, 25% Duty Cycle 1.5
Error Amplifier, Fault, One−Shot, Oscillator and Soft−Start Inputs Vin − 1.0 to + 6.0 V
UVLO Adjust Input Vin(UVLO) − 1.0 to VCC V
Power Dissipation and Thermal Characteristics
DW Suffix, Plastic Package, Case 751G
TA = 25°C PD 862 mW
Thermal Resistance, Junction−to−Air RJA 145 °C/W
P Suffix, Plastic Package, Case 648
TA = 25°C PD 1.25 W
Thermal Resistance, Junction−to−Air RJA 100 °C/W
Operating Junction Temperature TJ + 150 °C
Operating Ambient Temperature TA °C
MC34067 0 to + 70
MC33067 − 40 to + 85
Storage Temperature Tstg − 55 to + 150 °C
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit
values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied,
damage may occur and reliability may be affected.

ORDERING INFORMATION
Device Package Shipping†
MC33067DW SOIC−16W 47 Units / Rail
MC33067DWR2 SOIC−16W 1000 / Tape & Reel
MC33067DWR2G SOIC−16W 1000 / Tape & Reel
(Pb−Free)

MC33067P PDIP−16 25 Units / Rail


MC34067DW SOIC−16W 47 Units / Rail
MC34067DWR2 SOIC−16W 1000 / Tape & Reel
MC34067DWR2G SOIC−16W 1000 / Tape & Reel
(Pb−Free)

MC34067P PDIP−16 25 Units / Rail


MC34067PG PDIP−16 25 Units / Rail
(Pb−Free)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.

http://onsemi.com
2
MC34067, MC33067

ELECTRICAL CHARACTERISTICS
(VCC = 12 V [Note 2], ROSC= 18.2 k, RVFO = 2940 , COSC = 300 pF, RT = 2370 , CT = 300 pF, CL = 1.0 nF. For typical values
TA = 25°C, for min/max values TA is the operating ambient temperature range that applies (Note 3), unless otherwise noted.)
Characteristic Symbol Min Typ Max Unit
REFERENCE SECTION
Reference Output Voltage (IO = 0 mA, TJ = 25°C) Vref 5.0 5.1 5.2 V
Line Regulation (VCC = 10 V to 18 V) Regline − 1.0 20 mV
Load Regulation (IO = 0 mA to 10 mA) Regload − 1.0 20 mV
Total Output Variation Over Line, Load, and Temperature Vref 4.9 − 5.3 V
Output Short Circuit Current IO mA
(0°C to 70°C) 30 100 190
(−40°C to 85°C) 25 100 225
Reference Undervoltage Lockout Threshold Vth 3.8 4.3 4.8 V
ERROR AMPLIFIER
Input Offset Voltage (VCM = 1.5 V) VIO − 1.0 10 mV
Input Bias Current (VCM = 1.5 V) IIB − 0.2 1.0 A
Input Offset Current (VCM = 1.5 V) IIO − 0 0.5 A
Open Loop Voltage Gain (VCM = 1.5 V, VO = 2.0 V) AVOL 70 100 − dB
Gain Bandwidth Product (f = 100 kHz) GBW MHz
TA = 25°C 3.0 5.0 −
TA = Tlow to Thigh 2.7 − −
Input Common Mode Rejection Ratio (VCM = 1.5 V to 5.0 V) CMR 70 95 − dB
Power Supply Rejection Ratio (VCC = 10 V to 18 V, f = 120 Hz) PSR 80 100 − dB
Output Voltage Swing V
High State (Isource = 2.0 mA) VOH 2.8 3.2 −
Low State (Isink = 4.0 mA) VOL − 0.6 0.8
1. Maximum package power dissipation limits must be observed.
2. Adjust VCC above the Startup Threshold voltage before setting to 12 V.
3. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
4. Tlow = 0°C for MC34067
= − 40°C for MC33067
Thigh = + 70°C for MC34067
= + 85°C for MC33067

http://onsemi.com
3
MC34067, MC33067

ELECTRICAL CHARACTERISTICS (continued) (VCC = 12 V [Note 6], ROSC= 18.2 k, RVFO = 2940 , COSC = 300 pF,
RT = 2370 , CT = 300 pF, CL = 1.0 nF. For typical values TA = 25°C, for min/max values TA is the operating ambient temperature range
that applies (Note 7), unless otherwise noted.)
Characteristic Symbol Min Typ Max Unit
OSCILLATOR
Frequency (Error Amp Output Low) kHz
Total Variation (VCC = 10 V to 18 V, TA = TLow to THigh) fOSC(low) 490 525 550

Frequency (Error Amp Output High) kHz


Total Variation (VCC = 10 V to 18 V, TA = TLow to THigh) fOSC(high) 1850 2050 2200

Oscillator Control Input Voltage, Pin 3 Vin − 2.5 − V


ONE−SHOT
Drive Output Off−Time tBlank ns
TA = 25°C 235 250 270
Total Variation (VCC = 10 V to 18 V, TA = TLow to THigh) 225 − 280

DRIVE OUTPUTS
Output Voltage V
Low State (ISink = 20 mA) VOL − 0.8 1.2
Low State (ISink = 200 mA) − 1.5 2.0
High State (ISource = 20 mA) VOH 9.5 10.3 −
High State (ISource = 200 mA) 9.0 9.7 −

Output Voltage with UVLO Activated (VCC = 6.0 V, ISink = 1.0 mA) VOL(UVLO) − 0.8 1.2 V
Output Voltage Rise Time (CL = 1.0 nF) tr − 20 50 ns
Output Voltage Fall Time (CL = 1.0 nF) tf − 15 50 ns
FAULT COMPARATOR
Input Threshold Vth 0.93 1.0 1.07 V
Input Bias Current (VPin 10 = 0 V) IIB − − 2.0 − 10 A
Propagation Delay to Drive Outputs (100 mV Overdrive) tPLH(In/Out) − 60 100 ns
SOFT−START
Capacitor Charge Current (VPin 11 = 2.5 V) Ichg 4.5 9.0 14 A
Capacitor Discharge Current (VPin 11 = 2.5 V) Idischg 3.0 8.0 − mA
UNDERVOLTAGE LOCKOUT
Startup Threshold, VCC Increasing Vth(UVLO) V
Enable/UVLO Adjust Pin Open 14.8 16 17.2
Enable/UVLO Adjust Pin Connected to VCC 8.0 9.0 10
Minimum Operating Voltage After Turn−On, VCC Decreasing VCC(min) V
Enable/UVLO Adjust Pin Open 8.0 9.0 10
Enable/UVLO Adjust Pin Connected to VCC 7.6 8.6 9.6
Enable/UVLO Adjust Shutdown Threshold Voltage Vth(Enable) 6.0 7.0 − V
Enable/UVLO Adjust Input Current (Pin 9 = 0 V) Iin(Enable) − − 0.2 − 1.0 mA
TOTAL DEVICE
Power Supply Current (Enable/UVLO Adjust Pin Open) ICC mA
Startup (VCC = 13.5 V) − 0.5 0.8
Operating (fOSC = 500 kHz) (Note 6) − 27 35
5. Maximum package power dissipation limits must be observed.
6. Adjust VCC above the Startup Threshold voltage before setting to 12 V.
7. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
8. Tlow = 0°C for MC34067
= − 40°C for MC33067
Thigh = + 70°C for MC34067
= + 85°C for MC33067

http://onsemi.com
4
MC34067, MC33067

ROSC, OSCILLATOR TIMING RESISTOR (kΩ )


500 3500
COSC = 300 pF VCC = 12 V

f OSC , OSCILLATOR FREQUENCY (kHz)


COSC = 200 pF 3000 TA = 25°C
400 ROSC = 18.2 k
2500
COSC = 500 pF
300 2000
COSC = 300 pF
VCC = 12 V 1500
200 RVFO = ∞
RT = ∞ 1000
CT = 500 pF
100 TA = 25°C 500
Oscillator Discharge Time is Measured at the Drive Outputs.
0 0
0 20 40 60 80 100 0 400 800 1200 1600 2000
tdischg, OSCILLATOR DISCHARGE TIME (s) IOSC, OSCILLATOR CONTROL CURRENT (A)

Figure 2. Oscillator Timing Resistor Figure 3. Oscillator Frequency versus


versus Discharge Time Oscillator Control Current

0.35 60
VOL, OUTPUT LOW STATE VOLTAGE (V)

VCC = 12 V
0.30 COSC = 500 pF CT = 200 pF

RT, TIMING RESISTOR (k Ω )


30 ROSC = 100 k
TA = 25°C
0.25
20

0.20 CT = 300 pF CT = 500 pF


10
0.15
6.0
0.10
One−Shot Period is Measured
at the Drive Outputs.
0.05 3.0
0 0.5 1.0 1.5 2.0 2.5 3.0 0.1 0.3 0.6 1.0 3.0 6.0 10
IOSC, OSCILLATOR CONTROL CURRENT (mA) tOS, ONE−SHOT PERIOD (s)

Figure 4. Error Amp Output Low State Voltage Figure 5. One−Shot Timing Resistor
versus Oscillator Control Current versus Period
V ref , REFERENCE OUTPUT VOLTAGE CHANGE (mV)

50 50
A VOL, OPEN LOOP VOLTAGE GAIN (dB)

VCC = 12 V 0 *Vref = 5.0 V


40 VO = 2.0 V 60
0, EXCESS PHASE (DEGREES)

Gain RL = 100 k
30 TA = 25°C 70 −10

20 80 −20
*Vref = 5.1 V VCC = 12 V
10 90
−30 RL = ∞
*Vref at TA = 25°C
Phase
0 100
Phase −40
−10 Margin 110
= 64° −50 *Vref = 5.2 V
−20 120
10 k 100 k 1.0M 10M −55 −25 0 25 50 75 100 125
f, FREQUENCY (Hz)

TA, AMBIENT TEMPERATURE (°C)

Figure 6. Open Loop Voltage Gain and Phase Figure 7. Reference Output Voltage Change
versus Frequency versus Temperature

http://onsemi.com
5
MC34067, MC33067

V ref , REFERENCE OUTPUT VOLTAGE CHANGE (mV)


0 0

V sat , OUTPUT SATURATION VOLTAGE (V)


VCC Source Saturation VCC = 12 V
TA = −40°C
−1.0 (Load to Ground) 80 s Pulsed Load
−10 120 Hz Rate
TA = −20°C TA = 25°C
−2.0
−20 −3.0 TA = −40°C
TA = −125°C
3.0
−30
2.0 TA = −40°C

−40 VCC = 12 V TA = 25°C


1.0 GND
Source Saturation
(Load to VCC)
−50 0
0 20 40 60 80 100 0 0.2 0.4 0.6 0.8 1.0
Iref, REFERENCE SOURCE CURRENT (mA) IO, OUTPUT LOAD CURRENT (A)

Figure 8. Reference Output Voltage Change Figure 9. Drive Output Saturation Voltage
versus Source Current versus Load Current

V OL , SOFT−START SATURATION VOLTAGE (V)


3.2
CL = 1.0 nF
90% TA = 25 °C
2.4

1.6

0.8 VCC = 12 V
10% Pin 10 = Vref
TA = 25 °C
0
0 2.0 4.0 6.0 8.0 10
20 ns/DIV
Idchg, CAPACITOR DISCHARGE CURRENT (mA)

Figure 10. Drive Output Waveform Figure 11. Soft−Start Saturation Voltage
versus Capacitor Discharge Current

2000 24
TA = 25 °C
VCC = 12 V
CL = 1.0 nF
f, OPERATING FREQUENCY (kHz)

20
1600 TA = 25 °C
I CC, SUPPLY CURRENT (mA)

Enable/UVLO
16 Adjust Pin
1200
Open
12 (Solid Line)
800
8.0 Enable/UVLO
Adjust Pin
400 to VCC
4.0
(Dashed Line)
0 0
30 40 50 60 70 80 90 0 4.0 8.0 12 16 20
ICC, SUPPLY CURRENT (mA) VCC, SUPPLY VOLTAGE (V)

Figure 12. Operating Frequency Figure 13. Supply Current versus Supply Voltage
versus Supply Current

http://onsemi.com
6
MC34067, MC33067

VCC
15

50k 7.0k
Enable / 7.0k Vref
UVLO Adjust 5.1 V Vref
9 Reference 5
VCC UVLO
50k 8.0 V Vref UVLO

Vref 4.2/4.0 V

OSC Charge D1
Q1
Q2 14
1 Output A
Oscillator Steering
ROSC OSC RC Flip−Flop Power
COSC Q 13 Ground
2
IOSC T
4.9V/3.6 V RQ
One−Shot RC

CT RT Oscillator 16 One−Shot Output B


Control Current 4.9 V/3.6 V 12
3.1V
3
IOSC RVFO
R Fault Comparator
Q Fault Input
Error Amp Output 6 S
10
8
Noninverting Input Fault 1.0 V
Error Amp
Inverting Input Latch
7
Clamp 9.0 A
Error Amp
Soft−Start
11

4 Ground

Figure 14. MC34067 Representative Block Diagram

5.1 V

COSC

3. 6 V

5.1 V
One−Shot
3.6 V

Output A

Output B

tOS tOS tOS tOS tOS tOS

High State Error Amp output, minimum IOSC current Low State Error Amp output, maximum IOSC current
occurring at minimum input voltage, maximum load. occurring at maximum input voltage, minimum load.

Figure 15. Timing Diagram

http://onsemi.com
7
MC34067, MC33067

OPERATING DESCRIPTION

Introduction frequencies exceeding 1.0 MHz. The Error Amplifier can


As power supply designers have strived to increase power control the oscillator frequency over a 1000:1 frequency
conversion efficiency and reduce passive component size, range, and both the minimum and maximum frequencies are
high frequency resonant mode power converters have easily and accurately programmed by the proper selection of
emerged as attractive alternatives to conventional external components.
pulse−width modulated control. When compared to The functional diagram of the Oscillator and One−Shot
pulse−width modulated converters, resonant mode control timer is shown in Figure 16. The oscillator capacitor (COSC)
offers several benefits including lower switching losses, is initially charged by transistor Q1. When COSC exceeds the
higher efficiency, lower EMI emission, and smaller size. 4.9 V upper threshold of the oscillator comparator, the base
A new integrated circuit has been developed to support this of Q1 is pulled low allowing COSC to discharge through the
trend in power supply design. The MC34067 Resonant external resistor, (ROSC), and the oscillator control current,
Mode Controller is a high performance bipolar IC dedicated (IOSC). When the voltage on COSC falls below the 3.6 V
to variable frequency power control at frequencies lower threshold of the comparator, Q1 turns on and again
exceeding 1.0 MHz. This integrated circuit provides the charges COSC.
features and performance specifically for zero voltage COSC charges from 3.6 V to 5.1 V in less than 50 ns. The
switching resonant mode power supply applications. high slew rate of COSC and the propagation delay of the
The primary purpose of the control chip is to provide a comparator make it difficult to control the peak voltage. This
fixed off−time to the gates of external power MOSFETs at accuracy issue is overcome by clamping the base of Q1
a repetition rate regulated by a feedback control loop. through a diode to a voltage reference. The peak voltage of
Additional features of the IC ensure that system startup and the oscillator waveform is thereby precisely set at 5.1 V.
fault conditions are administered in a safe, controlled manner.
A simplified block diagram of the IC is shown on the front VCC
VCC
Vref
page, which identifies the main functional blocks and the
block−to−block interconnects. Figure 14 is a detailed OSC Charge
Q1
D1
functional diagram which accurately represents the internal 1
circuitry. The various functions can be divided into two ROSC OSC RC
Oscillator
sections. The first section includes the primary control path COSC 2
IOSC
which produces precise output pulses at the desired 4.9 V/3.6 V
One−Shot RC
frequency. Included in this section are a variable frequency
CT Oscillator 10 One−Shot
Oscillator, a One−Shot, a pulse Steering Flip−Flop, a pair of RT
Control Current 4.9V/3.6V
power MOSFET Drivers, and a wide bandwidth Error 3 3.1 V
IOSC RVFO
Amplifier. The second section provides several peripheral 6 Error Amp
support functions including a voltage reference, Error Amp Output
Clamp

undervoltage lockout, soft−start circuit, and a fault detector.


Figure 16. Oscillator and One−Shot Timer
Primary Control Path
The output pulse width and repetition rate are regulated
The frequency of the Oscillator is modulated by varying
through the interaction of the variable frequency Oscillator,
the current flowing out of the Oscillator Control Current
One−Shot timer and Error Amplifier. The Oscillator triggers
(IOSC) pin. The IOSC pin is the output of a voltage regulator.
the One−Shot which generates a pulse that is alternately
The input of the voltage regulator is tied to the variable
steered to a pair of totem pole output drivers by a toggle
frequency oscillator. The discharge current of the Oscillator
Flip−Flop. The Error Amplifier monitors the output of the
increases by increasing the current out of the IOSC pin.
regulator and modulates the frequency of the Oscillator.
Resistor RVFO is used in conjunction with the Error Amp
High speed Schottky logic is used throughout the primary
output to change the IOSC current. Maximum frequency
control channel to minimize delays and enhance high
occurs when the Error Amplifier output is at its low state
frequency characteristics.
with a saturation voltage of 0.1 V at 1.0 mA.
Oscillator The minimum oscillator frequency will result when the
The characteristics of the variable frequency Oscillator IOSC current is zero, and COSC is discharged through the
are crucial for precise controller performance at high external resistor (ROSC). This occurs when the Error
operating frequencies. In addition to triggering the Amplifier output is at its high state of 2.5 V. The minimum
One−Shot timer and initiating the output deadtime, the and maximum oscillator frequencies are programmed by the
oscillator also determines the initial voltage for the one−shot proper selection of resistor ROSC and RVFO.
capacitor. The Oscillator is designed to operate at

http://onsemi.com
8
MC34067, MC33067

The minimum frequency is programmed by ROSC using Error Amplifier


Equation 1: A fully accessible high performance Error Amplifier is
1 provided for feedback control of the power supply system.
− t PD The Error Amplifier is internally compensated and features
ƒ(min) t (max) − 70 ns
R OSC = = (eq. 1) dc open loop gain greater than 70 dB, input offset voltage of
C OSC  n 5.1
3.6
  0.348 C OSC less than 10 mV and a guaranteed minimum gain−bandwidth
product of 2.5 MHz. The input common mode range extends
where tPD is the internal propagation delay. from 1.5 V to 5.1 V, which includes the reference voltage.
The maximum oscillator frequency is set by the current
through resistor RVFO. The current required to discharge
COSC at the maximum oscillator frequency can be calculated Oscillator
Control Current
by Equation 2:
3.1 V
5.1 − 3.6 3
I (max) = C OSC = 1.5COSC ƒ(max) IOSC RVFO
1 6
(eq. 2) Error Amp
ƒ(max) Clamp
Error Amp Output
The discharge current through ROSC must also be known 8
Noninverting Input
and can be calculated by Equation 3:

 
1 Inverting Input
7
ƒ (min) Error
− Amp
R OSC COSC
5.1 − 3.6
IR = ε

 
OSC ROSC (eq. 3) Figure 17. Error Amplifier and Clamp
1

ƒ(min) R OSC COSC
1.5
= ε When the Error Amplifier output is coupled to the IOSC
R OSC
pin by RVFO, as illustrated in Figure 17, it provides the
Resistor RVFO can now be calculated by Equation 4: Oscillator Control Current, IOSC. The output swing of the
2.5 − V EAsat Error Amplifier is restricted by a clamp circuit to improve
RVFO = (eq. 4) its transient recovery time.
I(max) − I R
OSC
Output Section
One−Shot Timer The pulse(tOS), generated by the Oscillator and One−Shot
The One−Shot is designed to disable both outputs timer is gated to dual totem−pole output drives by the
simultaneously providing a deadtime before either output is Steering Flip−Flop shown in Figure 18. Positive transitions
enabled. The One−Shot capacitor (CT) is charged of tOS toggle the Flip−Flop, which causes the pulses to
concurrently with the oscillator capacitor by transistor Q1, alternate between Output A and Output B. The flip−flop is
as shown in Figure 16. The one−shot period begins when the reset by the undervoltage lockout circuit during startup to
oscillator comparator turns off Q1, allowing CT to guarantee that the first pulse appears at Output A.
discharge. The period ends when resistor RT discharges CT
to the threshold of the One−Shot comparator. The lower
threshold of the One−Shot is 3.6 V. By choosing CT, RT can VCC
by solved by Equation 5:
t OS t OS
RT = = Output A
C T n  5.1
3.6
 0.348 C T
(eq. 5) Steering
Flip−Flop
14
Power Ground
PWR 13
Errors in the threshold voltage and propagation delays Q GND
T
through the output drivers will affect the One−Shot period. VCC
RQ
To guarantee accuracy, the output pulse of the control chip
is trimmed to within 5% of 250 ns with nominal values of RT
and CT. Output B
The outputs of the Oscillator and One−Shot comparators 12
are OR’d together to produce the pulse tOS, which drives the PWR
Flip−Flop and output drivers. The output pulse (tOS) is GND
initiated by the Oscillator and terminated by the One−Shot
comparator. With zero voltage resonant mode converters,
Figure 18. Steering Flip−Flop and Output Drivers
the oscillator discharge time should never be set less than the
one−shot period.

http://onsemi.com
9
MC34067, MC33067

The totem−pole output drivers are ideally suited for driving The MC34067 utilizes a unique design that virtually
power MOSFETs and are capable of sourcing and sinking eliminates cross conduction, thus controlling the chip power
1.5 A. Rise and fall times are typically 20 ns and 15 ns dissipation at high frequencies. A separate power ground pin
respectfully when driving a 1.0 nF load. High source/sink is provided to isolate the sensitive analog circuitry from large
capability in a totem−pole driver normally increases the risk transient currents.
of high cross conduction current during output transitions.

VCC
15

50k 7.0k

Enable / 7.0k Vref


UVLO Adjust 5.1 V Vref
9 Reference
50k 5
8.0 V VCC UVLO Vref UVLO

UVLO 4.2/4.0 V

Figure 19. Undervoltage Lockout and Reference

PERIPHERAL SUPPORT FUNCTIONS


The MC34067 Resonant Controller provides a number of to external loads. The reference is trimmed to better than 2%
support and protection functions including a precision initial accuracy and includes active short circuit protection.
voltage reference, undervoltage lockout comparators,
soft−start circuitry, and a fault detector. These peripheral Fault Detection
circuits ensure that the power supply can be turned on and Converter protection from adverse operating conditions
off in a controlled manner and that the system will be quickly can be implemented with proper use of the Fault Comparator
disabled when a fault condition occurs. and Latch blocks that are illustrated in Figure 20. The Fault
Comparator has an input threshold of 1.0 V and when
Undervoltage Lockout and Voltage Reference exceeded, sets the Fault Latch and generates two logic
Separate undervoltage lockout comparators sense the signals that simultaneously disable the primary control path.
input VCC voltage and the regulated reference voltage as The signal line labeled “Fault” connects directly to two gates
illustrated in Figure 19. When VCC increases to the upper that control the output drivers. This direct path reduces the
threshold voltage, the VCC UVLO comparator enables the driver turn−off propagation delay to approximately 70 ns.
Reference Regulator. After the Vref output of the Reference The Fault Latch output is OR’ed with the UVLO output that
Regulator rises to 4.2 V, the Vref UVLO comparator switches is derived from the Vref UVLO comparator, to produce the
the UVLO signal to a logic zero state enabling the primary logic output labeled “UVLO+Fault”. This signal disables
control path. Reducing VCC to the lower threshold voltage the Oscillator and the One−Shot by forcing both the COSC
causes the VCC UVLO comparator to disable the Reference and CT capacitors to be continually charged.
Regulator. The Vref UVLO comparator then switches the The Fault Latch is automatically reset during startup by a
UVLO output to a logic one state disabling the controller. logic “1” that appears at the Vref UVLO comparator output.
The Enable/UVLO Adjust pin allows the power supply The latch can also be reset after startup by momentarily
designer to select the VCC UVLO threshold voltages. When pulling the Enable/UVLO Adjust pin low to disable the
this pin is open, the comparator switches the controller on at Reference. Note that after activation, the Fault Latch will
16 V and off at 9.0 V. If this pin is connected to the VCC remain in a set state only as long as VCC is provided to the
terminal, the upper and lower thresholds are reduced to MC34067. Also, Drive Output B will assume a high state if
9.0 V and 8.6 V, respectively. Forcing the Enable/UVLO the Fault input signal drops below the 1.0 V threshold level
Adjust pin low will pull the VCC UVLO comparator input even after the Fault Latch has been set. In some applications
low (through an internal diode) turning off the controller. this characteristic could be problematic but it can be easily
The Reference Regulator provides a precise 5.1 V remedied by AC coupling Drive Output B.
reference to internal circuitry and can deliver up to 10 mA

http://onsemi.com
10
MC34067, MC33067

UVLO Fault Soft−Start Circuit


UVLO + Fault The Soft−Start circuit shown in Figure 20 forces the
Fault Fault
variable frequency Oscillator to start at the maximum
R Comparator Input frequency and ramp downward until regulated by the
Q
S feedback control loop. The external capacitor at the
9.0 A 10 CSoft−Start terminal is initially discharged by the
Fault
Error Amp Latch 1.0 V UVLO+Fault signal. The low voltage on the capacitor
Clamp passes through the Soft−Start Buffer to hold the Error
Amplifier output low. After UVLO+Fault switches to a
Soft−Start logic zero, the soft−start capacitor is charged by a 9.0 A
CSoft−Start Buffer current source. The buffer allows the Error Amplifier output
11 to follow the soft−start capacitor until it is regulated by the
6 Ground Error Amplifier inputs. The soft−start function is generally
applicable to controllers operating below resonance and can
Figure 20. Fault Detector and Soft−Start be disabled by simply opening the CSoft−Start terminal.

APPLICATIONS INFORMATION

The MC34067 is specifically designed for zero voltage The desired resonant frequency for the application circuit
switching (ZVS) quasi−resonant converter (QRC) is calculated by Equation 6:
applications. The IC is optimized for double−ended 1
push−pull or bridge type converters operating in continuous ƒr = (eq. 6)
conduction mode. Operation of this type of ZVS with 2π L L 2C R
resonant properties is similar to standard push−pull or bridge In the application circuit, the operating voltage is low and
circuits in that the energy is transferred during the transistor the value of COSS versus Drain Voltage is known. Because
on−time. The difference is that a series resonant tank is the COSS of a MOSFET changes with drain voltage, the
usually introduced to shape the voltage across the power value of the CR is approximated as the average COSS of the
transistor prior to turn−on. The resonant tank in this MOSFET. For the application circuit the average COSS can
topology is not used to deliver energy to the output as is the be calculated by Equation 7:
case with zero current switch topologies. When the power 1
CR = 2 * C OSS measured at V (eq. 7)
transistor is enabled the voltage across it should already be 2 in
zero, yielding minimal switching loss. Figure 21 shows a The MOSFET chosen fixes CR and that LL is adjusted to
timing diagram for a half−bridge ZVS QRC. An application achieve the desired resonant frequency.
circuit is shown in Figure 22. The circuit built is a dc to dc However, the desired resonant frequency is less critical
half−bridge converter delivering 75 W to the output from a than the leakage inductance. Figure 21 shows the primary
48 V source. current ramping toward its peak value during the resonant
When building a zero voltage switch (ZVS) circuit, the transition. During this time, there is circulating current
objective is to waveshape the power transistor’s voltage flowing through the secondary inductance, which
waveform so that the voltage across the transistor is zero effectively makes the primary inductance appear shorted.
when the device is turned on. The purpose of the control IC Therefore, the current through the primary will ramp to its
is to allow a resonant tank to waveshape the voltage across peak value at a rate controlled by the leakage inductance and
the power transistor while still maintaining regulation. This the applied voltage. Energy is not transferred to the
is accomplished by maintaining a fixed deadtime and by secondary during this stage, because the primary current has
varying the frequency; thus the effective duty cycle is not overcome the circulating current in the secondary. The
changed. larger the leakage inductance, the longer it takes for the
Primary side resonance can be used with ZVS circuits. In primary current to slew. The practical effect of this is to
the application circuit, the elements that make the resonant lower the duty cycle, thus reducing the operating range.
tank are the primary leakage inductance of the transformer
(LL) and the average output capacitance (COSS) of a power
MOSFET (CR).

http://onsemi.com
11
MC34067, MC33067

The maximum duty cycle is controlled by the leakage so that the output switch is activated while the primary
inductance, not by the MC34067. The One−Shot in the current is slewing but before the current changes polarity.
MC34067 only assures that the power switch is turned on The resonant stage should then be designed to be as long as
under a zero voltage condition. Adjust the one−shot period the time for the primary current to go to 0 A.

5.1 V

COSC

3.6 V

5.1 V

One−Shot 3.6 V

Drive Output A

Drive Output B

Vin

Input Voltage 1/2 Vin

0V

+ Iprimary

Primary Current 0A

− Iprimary

Vin/Turns Ratio

Output Rectifier Voltage

Figure 21. Application Timing Diagram

http://onsemi.com
12
VCC

10 15
Vin
36 V to 56 V

Reference
9 5 500pF 51/0.5W
100 1.0
T1
L1 L2
MTP33N10E MBR2535
1 1.0 CTL Vout
1N5819 T2 30 2 5.0 V
330pF 18k 1.0k
14
2 T3
13 500pF 51/0.5W
16 1.0k 100 1N5819 x 4

100pF 12 1N5819
2.7k 3

1.1k

MC34067, MC33067
10k 6 10 3.9k
1.6k 330pF
http://onsemi.com

1500pF 220pF 470pF 470


8
16k
7
13

0.01 11

T1 = Primary: 12 turns #48 AWG (1300 strands litz wire)


Secondary: 6 turns center tapped #48 AWG (1300 strands litz wire)
Core: Philips 3F3 4312 020 4124
Bobbin: Philips 4322 021 3525
Primary Leakage Inductance = 1.0 µH
T2 = All windings: 8 turns #36 AWG
Test Conditions Results Core: Philips 3F3 EP7−3F3
Bobbin: Philips EP7PCB1−6
Line Regulation V in = 40 V to 56 V, IO =15 A 20 mV = ±0.198%
T3 = Coilcraft D1870 (100 turns)
Load Regulation V in = 48 V, IO = 10 A to 15 A 4.0 mV = ±0.039%
L1 = 2 turns #48 AWG (1300 strands litz wire)
Output Ripple V in = 48 V, I O = 15 A, fswitch = 1.0 MHz 25 mVp−p Core: Philips 3F3 EP10−3F3
Bobbin: Philips EP10PCB1−8
Efficiency V in = 48 V, I O = 10 A, fswitch = 1.7 MHz 83.5% Inductance = 1.8 µH
V in = 48 V, I O = 15 A, fswitch = 1.0 MHz 84.2%
L2 = 5 turns #48 AWG (1300 strands litz wire)
Core: 0.5″ diameter air code
Inductance = 100 nH

Heatsinks = AAVID Engineering Inc. 533402B02552 with clip


MC34067−5803
Insulators = Berquist Sil−Pad 1500

Figure 22. Application Circuit


MC34067, MC33067

(Top View)

(Bottom View)
5.0″

3.875″

Figure 23. Printed Circuit Board and Component Layout

http://onsemi.com
14
MC34067, MC33067

PACKAGE DIMENSIONS

PDIP−16
P SUFFIX
CASE 648−08
ISSUE T
NOTES:
−A− 1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
16 9 3. DIMENSION L TO CENTER OF LEADS
WHEN FORMED PARALLEL.
B 4. DIMENSION B DOES NOT INCLUDE
1 8 MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

F INCHES MILLIMETERS
C L DIM MIN MAX MIN MAX
A 0.740 0.770 18.80 19.55
S B 0.250 0.270 6.35 6.85
C 0.145 0.175 3.69 4.44
SEATING D 0.015 0.021 0.39 0.53
−T− PLANE F 0.040 0.70 1.02 1.77
G 0.100 BSC 2.54 BSC
H K M H 0.050 BSC 1.27 BSC
J
G J 0.008 0.015 0.21 0.38
D 16 PL K 0.110 0.130 2.80 3.30
L 0.295 0.305 7.50 7.74
0.25 (0.010) M T A M M 0 10  0 10 
S 0.020 0.040 0.51 1.01

SOIC−16W
DW SUFFIX
CASE 751G−03
ISSUE C
NOTES:
1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES
D A PER ASME Y14.5M, 1994.
 3. DIMENSIONS D AND E DO NOT INLCUDE
MOLD PROTRUSION.
16 9 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR
M

PROTRUSION. ALLOWABLE DAMBAR


PROTRUSION SHALL BE 0.13 TOTAL IN
B

EXCESS OF THE B DIMENSION AT MAXIMUM


H

h X 45 

MATERIAL CONDITION.
M

E
8X

0.25

MILLIMETERS
DIM MIN MAX
A 2.35 2.65
A1 0.10 0.25
1 8
B 0.35 0.49
C 0.23 0.32
B D 10.15 10.45
16X B E 7.40 7.60
e 1.27 BSC
0.25 M T A S B S H 10.05 10.55
h 0.25 0.75
L 0.50 0.90
q 0 7
A

SEATING
14X e PLANE
A1

T C

http://onsemi.com
15
MC34067, MC33067

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION


LITERATURE FULFILLMENT: N. American Technical Support: 800−282−9855 Toll Free ON Semiconductor Website: http://onsemi.com
Literature Distribution Center for ON Semiconductor USA/Canada
P.O. Box 61312, Phoenix, Arizona 85082−1312 USA Order Literature: http://www.onsemi.com/litorder
Phone: 480−829−7710 or 800−344−3860 Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center
Fax: 480−829−7709 or 800−344−3867 Toll Free USA/Canada 2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051 For additional information, please contact your
Email: orderlit@onsemi.com Phone: 81−3−5773−3850 local Sales Representative.

http://onsemi.com MC34067/D
16
This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.