June 2011
FAN6755W / FAN6755UW
mWSaver™ PWM Controller
Features Description
mWSaver™ Technology Provides Industry’s Best-in- This highly integrated PWM controller provides several
Class Standby Power features to enhance the performance of flyback
converters.
o <100mW at 25mW Load for LCDM Adaptor
o Internal High-Voltage JFET Startup To minimize standby power consumption, a proprietary
adaptive green-mode function reduces switching
o Low Operating Current Maximum: 2mA
frequency at light-load condition. To avoid acoustic-
o Adaptive Decreasing of PWM Frequency to noise problems, the minimum PWM frequency is set
23KHz at Light-Load Condition, Improved above 23kHz. This green-mode function enables the
Light-Load Efficiency power supply to meet international power conservation
o Feedback Impedance Switching During requirements, such as Energy Star®. With the internal
Minimum Load or No Load high-voltage startup circuitry, the power loss caused by
bleeding resistors is also eliminated. To further reduce
Proprietary Asynchronous Frequency Hopping power consumption, FAN6755W/UW uses the BiCMOS
Reduced EMI process, which allows an operating current of only 2mA.
Fixed PWM Frequency: 65KHz (FAN6755W), The standby power consumption can be under 100mW
130KHz (FAN6755UW) for most of LCD monitor power supply designs.
Internal Leading-Edge Blanking FAN6755W/UW integrates a frequency-hopping function
that reduces EMI emission of a power supply with
Built-in Synchronized Slope Compensation
minimum line filters. Its built-in synchronized slope
Auto-Restart Protection: Feedback Open-Loop compensation achieves a stable peak-current-mode
Protection (OLP), VDD Over-Voltage Protection control and improves noise immunity. The proprietary,
(OVP), Over-Temperature Protection (OTP), and external line compensation ensures constant output
Line Over-Voltage Protection power limit over a wide AC input voltage range from
90VAC to 264VAC.
Soft Gate Drive with Clamped Output Voltage: 18V
FAN6755W/UW provides many protection functions.
VDD Under-Voltage Lockout (UVLO)
The internal feedback open-loop protection circuit
Programmable Constant Power Limit (Full AC protects the power supply from open feedback loop
Input Range) condition or output short condition. It also has line
Internal OTP Sensor with Hysteresis under-voltage protection (brownout protection) and over-
voltage protection using an input voltage sensing pin
Build-in 5ms Soft-Start Function (VIN).
Input Voltage Sensing (VIN Pin) for Brown-In/Out FAN6755W/UW is available in a 7-pin SOP package.
Protection with Hysteresis and Line Over-Voltage
Protection
Applications
General-purpose switched-mode power supplies and
flyback power converters, including:
LCD Monitor Power Supply
Open-Frame SMPS
ENERGY STAR® is a registered trademark of the U.S. Department of Energy and the U.S. Environmental Protection Agency.
Application Diagram
HV
7
OTP
Re-start OVP
Protection OLP VDD
Brownout Protection VIN-Protect
Soft
Driver
5 GATE
HV Clock
Startup Generator
S Q
…
VDD 6
Internal R
UVLO BIAS
Soft-Start
VDD-ON /VDD-OFF
Comparator
Green Circuit
Mode Soft-Start 3 SENSE
Blanking
Current Limit
Comparator
OTP VLimit
Debounce OVP
PWM
VDD-OVP Comparator
5.3V
VIN_ON / VIN_OFF Slope
Brownout Protection Compensation
3R
VIN 1 2 FB
High/Low VLimit
Line Compensation OLP OLP R
Delay
Debounce VIN-Protect
OLP VFB-OLP
5.3V
Comparator
4
GND
Figure 2. Internal Block Diagram
Marking Information
7 7
Z: Plant Code
X: 1-Digit Year Code
ZXYTT ZXYTT Y: 1-Digit Week Code
6755 6755U TT: 2-Digit Die Run Code
WTPM WTPM T: Package Type (M:SOP)
P: Y=Green Package
M: Manufacture Flow Code
VIN 1 7 HV
FB 2
SENSE 3 6 VDD
GND 4 5 GATE
Pin Definitions
Pin # Name Description
Line-voltage detection. The line-voltage detection is used for brownout protection with hysteresis.
Constant output power limit over universal AC input range is also achieved using this VIN pin. It
1 VIN
is suggested to add a low-pass filter to filter out line ripple on the bulk capacitor. Pulling VIN
HIGH also triggers auto-restart protection.
The signal from the external compensation circuit is fed into this pin. The PWM duty cycle is
2 FB
determined in response to the signal on this pin and the current-sense signal on the SENSE pin.
Current sense. The sensed voltage is used for peak-current-mode control and cycle-by-cycle
3 SENSE
current limiting.
4 GND Ground
5 GATE The totem-pole output driver. Soft-driving waveform is implemented for improved EMI.
Power supply. The internal protection circuit disables PWM output as long as VDD exceeds the
6 VDD
OVP trigger point.
7 HV For startup, this pin is pulled HIGH to the line input or bulk capacitor via resistors.
Current-Sense Section
VTH-P at
Threshold Voltage for Current Limit VIN=1V 0.80 0.83 0.86 V
VIN=1V
VTH-P at
Threshold Voltage for Current Limit VIN=3V 0.67 0.70 0.73 V
VIN=3V
tPD Delay to Output 100 200 ns
Soft-Start (FAN6755UW) 125 150 175
tLEB Leading-Edge Blanking Time ns
Steady State 240 290 340
tSS Period During Soft-Start Time Startup Time 4.0 5.5 7.0 ms
VFB-ZDCR -
ZDC Hysterisis 0.12 0.15 0.19 V
VFB-ZDC
VGATE-
Gate Output Clamping Voltage VDD=22V 18 V
CLAMP_1
Figure 10. Start Threshold Voltage (VDD-ON) Figure 11. Minimum Operating Voltage (VDD-OFF)
vs. Temperature vs. Temperature
Figure 12. Supply Current Drawn from HV Pin (IHV) Figure 13. HV Pin Leakage Current After Startup
vs. Temperature (IHV-LC) vs. Temperature
Figure 14. Frequency in Normal Mode (fOSC) Figure 15. Maximum Duty Cycle (DCYMAX)
vs. Temperature vs. Temperature
Figure 16. FB Open-Loop Trigger Level (VFB-OLP) Figure 17. Delay Time of FB Pin Open-Loop Protection
vs. Temperature (tD-OLP) vs. Temperature
Figure 18. PWM Turn-Off Threshold Voltage Figure 19. VDD Over-Voltage Protection (VDD-OVP)
(VIN-OFF & VIN-ON) vs. Temperature vs. Temperature
2
N1 N1A N2
BD1 3
R1
3
CN1 C1
2
L M1 L1 4 1 N4 4 TX1 12 N17 D1
1 C3
N28 11
2 R4
ZD1 N21
3 C4
R3
AC IN R2 C2 8 R5 C6 5V1 5V P2
4
L3
N20 1 2
3
5V
11
N N3 C11 N5 N6 6 7
D3 1 1
+ R14
VIN 2
2
N7 10 R17
2 9 3 C15
D4 + C13 + C14
2
R13 C12 D5
R9
2
N8 P3
1
Q1 SGND
N30
R16
2
N10 1 N9
R10
D2 R11 N29
3
R15
R12
HV
1
VIN
U1
1 7
VIN HV
FB 2 VDD R20
FB 5V1
R19
1
3 6 N12 N13
SENSE VDD U2 R22
4 5 GATE
GND GATE
C16 12V 5V
FAN6755W
FAN6755 C17 R28 C18 + C19
SENSE
C20 R23 R24 R25
2
R21
N14 N15
K
U3
R N16
R18
R26 R27
A
Figure 22. 44W Flyback 12V/2A, 5V/4A Application Circuit
5.00 3.81
4.80 A
0.65TYP
3.81
78 5
B
6.20 1.75TYP
5.80 4.00 3.85 7.35
3.80
PIN ONE 1 4
INDICATOR
1.27
(0.33) 1.27
0.25 M C B A
LAND PATTERN RECOMMENDATION
0.10
0.25
1.75 MAX C
0.19
0.51 0.10 C
0.50 x 45¢X
0.25
R0.10 GAGE PLANE
R0.10 0.36
OPTION B - NO BEVEL EDGE
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/.