Aniruddha Chandra
ECE Department, NIT Durgapur, WB, India. <aniruddha.chandra@nitdgp.ac.in>
Outline
Synchronization PLL Basics Analog PLL Digital PLL TDTL FPGA Implementation
A. Chandra, NIT DGP PLL 2/50
Synchronization ???
Concept
Synchronization Urban traffic
Attribute
Frequency/ phase Vehicle speed
In heavy traffic we are forced to match our speed to that of the car in front of us and should also try to avoid sudden braking so as not to frighten the driver behind us.
A. Chandra, NIT DGP PLL 3/50
Synchronization ???
Concept
Synchronization Orchestra
Attribute
Frequency/ phase Scale of note
In a symphony orchestra, the reference is the conductor, and all musicians attempt to reproduce the beat as set by the conductors baton.
4/50
5/50
Synchronization
What happens without it?
Exchange
6/50
Synchronization
What happens without it?
Exchange
7/50
Synchronization
What happens without it?
8/50
Synchronization Hierarchy
Carrier Synchronization
Coherent demodulation Non-coherent demodulation Multi Carrier systems
Symbol Synchronization
Integrator, Decision device
Frame Synchronization
Multiple access (TDMA), FEC (Block coding)
Network Synchronization
Transmitter synchronization Satellite, GPS, CDMA
A. Chandra, NIT DGP PLL 9/50
Phase Locked Loop (PLL) Building block for all synchronization system
10/50
PLL - Basics
What is PLL?
PLL is a circuit synchronizing an output signal (generated by an oscillator) with a reference or input signal in the frequency as well as in phase.
This is the action of a PLL Oscillator output Reference input
These look like pointless operations! Track average phase (& frequency)/ period input
A. Chandra, NIT DGP PLL 11/50
PLL - Basics
PLL types
Phase and Frequency locked coherent demodulation
Oscillator output
Reference input
12/50
PLL - Applications
Clock phase adjustment in P Time-to-Digital converters (TDC) Frequency synthesis Motor speed control Frequency modulation/ demodulation Jitter reduction, Skew suppression, Clock recovery
A. Chandra, NIT DGP PLL
13/50
14/50
15/50
In synchronized or locked state, the phase error between the oscillators output and the reference signal is either zero or an arbitrary constant. When phase error builds up, the oscillator is tuned by a control mechanism to reduce the phase error.
APLL - Analysis
The reference (or input signal) The output signal of the VCO
v1 (t ) = V1 cos(1t )
v2 (t ) = V2 cos(2 t )
with 2 (t ) = 0 + K 0 v f (t ), where o is the centre frequency of the VCO, Ko is the VCO gain, and vf (t) is the output signal of loop filter
A. Chandra, NIT DGP PLL 17/50
APLL - Analysis
component
vf (t) is delayed version of vd (t) with ac removed
A. Chandra, NIT DGP PLL 18/50
APLL Components
Phase Detector (PD)
PD compares the phases of the input and output signals and generate an error signal proportional to the phase deviation.
A mixer (analog multiplier/ balanced modulator) generates the sums and differences of the frequencies at its input terminals.
A. Chandra, NIT DGP PLL 19/50
APLL Components
Phase Detector (PD)
Superior noise performance Operates on the entire amplitude of the input and VCO signals rather than quantizing them to 1 bit Best suited for PLL applications in the microwave frequency range as well as in low noise frequency synthesizers
Loop gain depends on signal amplitude Non-linear response due to non-idealities in the circuit
A. Chandra, NIT DGP PLL 20/50
APLL Components
Voltage Controlled Oscillator (VCO)
VCO produces an oscillation whose frequency can be controlled through some external voltage.
VCO types
Ring oscillator - Odd number of inverters connected in a feedback loop. Relaxation oscillator - Generates square wave using Schmitt trigger.
A. Chandra, NIT DGP PLL 21/50
APLL Components
VCO types (Contd.)
Resonant oscillator - Resonant circuit in the positive feedback path of a voltage to current amplifier. Crystal Oscillator YIG Oscillator - YIG (Yttrium, Iron and Garnet) spheres, due to the ferrite properties, resonate at wave frequencies when immersed in a magnetic field.
A. Chandra, NIT DGP PLL
A simple resonant circuit VCO, where the frequency is controlled by adjusting the reverse bias of the varactor diode C1
22/50
APLL Components
Loop Filter
PLLs are mostly second order and as the VCO is modeled as an integrator, loop filters are of the lead-lag type. More specifically, the loop filter contains an integrator which is able to track a phase ramp, and this corresponds to tracking a step in frequency.
The hold range, is defined as the frequency range over which the PLL is able to statically maintain phase tracking
Lock Range
The lock range, is defined as the frequency range within which the PLL locks within one single-beat note between the reference frequency and output frequency.
24/50
25/50
Why DPLL?
Superiority in performance
APLLs cant operate at very low frequencies. The analog LPF struggles while extracting the lower frequency component, as it needs larger time for better frequency resolution.
Speed
Self-acquisition of APLLs is often slow, while DPLLs can achieve locking within few cycles.
Reliability
VCO is sensitive to temperature and power supply variations. Analog multipliers are sensitive to DC drifts.
DPLL Development
Sinusoidal Digital PLL (1970) Digital tan-lock loop (1982) Time-delay digital tan-lock loop
27/50
DPLL Schematic
Digital PD
28/50
DPLL Components
Phase Error Detector (PED)
Classification based on PED type 1. Flip-flop DPLL 2. The Nyquist-rate DPLL 3. The lead-lag DPLL or, binary-quantized DPLL 4. Exclusive-OR DPLL 5. Zero-crossing DPLL
29/50
Flip-flop DPLL
Comparator - convert sinusoidal input into a square wave Q output - duration when Q = 1 is proportional to phase error
Phase detector
Counter clock - frequency 2M fo fo = DCO center frequency 2M = number of quantization levels of the phase error over period of 2
A. Chandra, NIT DGP PLL 30/50
Flip-flop DPLL
Counter - starts counting on the positive-going edge of the flip-flop waveform. The content of the counter, No, which is proportional to the phase error, is applied to digital filter.
Phase detector
The output of the digital filter K controls the period of the DCO DCO - programmable divideby-K counter
31/50
DPLL Components
Digital Controlled Oscillator (DCO)
32/50
With each clock pulse counter decrements by one. When it reaches zero, the counter generates a pulse. This pulse is used to load the counter with M K where K is input.
A. Chandra, NIT DGP PLL 33/50
DCO free-running frequency fo = fc /M where fc is the frequency of the counter clock. The period between the (k1)th and the kth pulse T(k) = (M K) Tc where Tc = 1/ fc
A. Chandra, NIT DGP PLL 34/50
Sinusoidal DPLL Digital tan-lock loop (DTL) Time-delay digital tan-lock loop (TDTL)
35/50
Components
90o phase shifter, 2 samplers, PED, digital loop filter, DCO
A. Chandra, NIT DGP PLL 36/50
Phase error at sampling instant is extracted by the tan1 function. This phase error, modified by the digital filter, controls the period of DCO.
A. Chandra, NIT DGP PLL 37/50
A digital Hilbert transformer introduces approximations and imposes limitations on the range of input frequencies, especially when implemented on a microprocessor.
A constant time-delay may be used to produce a phaseshifted version of the incoming signal to reduce complexity.
A. Chandra, NIT DGP PLL 38/50
Improved TDTL - I
Variable delay TDTL (VD-TDTL)
The conflicting requirements of fast acquisition and wide locking range necessitate the inclusion of more than one time delay.
A. Chandra, NIT DGP PLL 39/50
Improved TDTL - II
Adaptive gain TDTL (AG-TDTL)
If a sudden change in input frequency drives the system to go outside the locking range, the system senses this error through the FSM and updates the gain of the digital filter to bring the operating point within the locking region
A. Chandra, NIT DGP PLL 40/50
Combining the best of two - faster acquisition, wider locking range and more resilience to frequency drifts
A. Chandra, NIT DGP PLL 41/50
42/50
Platform
Xtreme DSP development board
Virtex-II XC2V3000 chip with three million gates Virtex-II XC2V80 for clocking and I/O management Spartan-II interface FPGA for communicating with PC using the PCI bus/ USB. Xilinx System Generator serves as the software development platform. It consists of a Simulink library called the Xilinx Blockset, and software to translate a Simulink model into a hardware realization of the model.
A. Chandra, NIT DGP PLL
Xtreme DSP Development Kit-II powered by a Virtex-II FPGA chip from Xilinx.
43/50
44/50
The COordinate Rotational DIgital Computer (CORDIC) algorithm is an iterative method of calculating trigonometric and functions.
The CORDIC algorithm is used to implement the 4-quad tan1(x / y) function of the phase detector, converging to angles between within eleven system clock cycles.
A. Chandra, NIT DGP PLL 45/50
DCO Block
The disadvantage of using divide-by-k counter is poor frequency resolution.
References
47/50
48/50
M. Kihara, S. Ono, and P. Eskelinenesign, Digital Clocks for Synchronization and Communications, Artech House, Boston, London, 2003. H. M. Berlin, Design of Phase-Locked Loop Circuits with Experiments, SAMS Publishers/ Longman Higher Education, 1978. A. Blanchard, Phase-Locked Loops: Application to Coherent Receiver Design, Krieger Publishers, 1992. F. M. Gardner, Phaselock Techniques, John Wiley & Sons, New York, 2005, 3rd edition.
A. Chandra, NIT DGP PLL 49/50
Thank You!
aniruddha.chandra@nitdgp.ac.in
Questions???
A. Chandra, NIT DGP PLL 50/50