TRNG I HC BCH KHOA NNG KHOA IN T VIN THNG

BO CO TH NGHIM

K THUT SIU CAO TN

LAB 1: Simple Frequency and Time Analysis

Student Group Class

: Nguyn Th Bo Trm : : 09A 06DT1

Nng 2010

dddDDDASARTETE

Bo co TN SIU CAO TN 1. Circuit: - Using Orcad Pspice 9.2 software to build a circuit and run its simulation. - View output file. - Check and explain the results.
RS Vsource 50 VS 1Vac 0Vdc Z0 = 50 TD = 1ns CL T1 Vload

Lab1

VRL 1nF

RL 50

0
Figure 1
2. Graphs: 2.1 Source Current and Voltage:

10.2mA

504mV

10.1mA

500mV

10.0mA

496mV

9.9mA

>> 492mV 100MHz 1

I(RS)

300MHz V(VSOURCE)

1.0GHz Frequency

3.0GHz

10GHz

Figure 2: The Source Current and Voltage

Nguyn Th Bo Trm 06DT1

Page 2

Bo co TN SIU CAO TN 2.2

1 10.0005mA 2

Lab1

Load Current and Voltage:

500.20mV

10.0000mA

500.15mV

9.9995mA

500.10mV

9.9990mA

500.05mV

9.9985mA

>> 500.00mV 100MHz 1

I(RL)

300MHz V(VLOAD)

1.0GHz Frequency

3.0GHz

10GHz

Figure 3: The Load Current and Voltage

Explanation for the waveforms of the Source Current and Voltage, the Load Current and Voltage: Comments: - As the frequency increases, the Load Voltage decreases and the Source Voltage increases. - At very high frequency, the Source and Load Voltage remain nearly unchanged. - At very high frequency, the Source and Load Current also remain nearly unchanged. Explanation: We have: ZCL =
1 j

1 j2f

As the frequency increases, the capacitor impedance ZCL

decreases. Thus, the load impedance decreases too. The changes in load impedance will cause the changes (increase) in the reflection coefficient. The load is mismatched so not all of the power from the source is delivered to the load. This loss is called Return loss. Therefore, the Load Voltage decreases whereas the Source Voltage increases due to the addition of the return voltage from the load. Besides, when the load is mismatched, the presence of a reflected wave leads to standing wave where the magnitude of the voltage on the line is not constant. At very high frequency, ZCL 0 and the Reflection coefficient 1: total reflection. Thus, the Source and Load Voltage remain nearly unchanged. (Load Voltage 0)

Nguyn Th Bo Trm 06DT1

Page 3

Bo co TN SIU CAO TN 2.3

1 400md 2

Lab1

Real, imaginary, phase, magnitude terms of Source Voltage:

520mV

0d

500mV

-400md 1 520mV 2

SEL>> 480mV 1 4.0mV P(V(VSOURCE)) 2 M(V(VSOURCE))

500mV

0V

480mV

>> -4.0mV 100MHz 1

R(V(VSOURCE))

300MHz 1.0GHz 2 IMG(V(VSOURCE)) Frequency

3.0GHz

10GHz

Figure 4: The real, imaginary, phase, magnitude terms of Source Voltage

2.4
1 0d 2

Real, imaginary, phase, magnitude terms of Load Voltage:

500.2mV

-2.0Kd

500.1mV

-4.0Kd 1 1.0V

SEL>> 500.0mV 1 2 1.0V P(V(VLOAD)) 2 M(V(VLOAD))

0V

0V

-1.0V

>> -1.0V 100MHz 1

R(V(VLOAD))

300MHz 2 IMG(V(VLOAD))

1.0GHz Frequency

3.0GHz

10GHz

Figure 5: The real, imaginary, phase, magnitude terms of Load Voltage

Nguyn Th Bo Trm 06DT1

Page 4

Bo co TN SIU CAO TN 3. Monitor the waveform of the Load Voltage at some points:
1 0d 2 500.2mV

Lab1

-2.0Kd

500.1mV

-4.0Kd 1 1.0V

>> 500.0mV 1 2 1.0V P(V(VLOAD)) 2 M(V(VLOAD))

0V

0V

-1.0V

SEL>> -1.0V 100MHz 1

R(V(VLOAD))

300MHz 2 IMG(V(VLOAD))

1.0GHz Frequency

3.0GHz

10GHz

Figure 6 : Monitor a point on the Real line (green line) of Load Voltage.
1 0d 2 500.2mV

-2.0Kd

500.1mV

-4.0Kd 1 1.0V

>> 500.0mV 1 2 1.0V P(V(VLOAD)) 2 M(V(VLOAD))

0V

0V

-1.0V

SEL>> -1.0V 100MHz 1

R(V(VLOAD))

300MHz 2 IMG(V(VLOAD))

1.0GHz Frequency

3.0GHz

10GHz

Figure 7 : Monitor a point on the Phase line (blue line) of Load Voltage.

Nguyn Th Bo Trm 06DT1

Page 5

Bo co TN SIU CAO TN 4. Bode-type plot:

1 -5.9 2 -6.017

Lab1

-6.018 -6.0 Bode-type plot of Vsource

-6.019

-6.1 -6.020 Bode-type plot of Vload >> -6.021 100MHz 1

-6.2

300MHz 20*LOG10(V(VSOURCE))

1.0GHz 20*LOG10(V(VLOAD)) Frequency

3.0GHz

10GHz

Figure 8: Bode-type plot of Source Voltage and Load Voltage

5. Repeat the simulation for frequencies 100kHz to 100MHz:
1 0 2 0

-2.0

-2.0

-4.0

-4.0

Bode-type plot of Vload -6.0 -6.0 Bode-type plot of Vsource

-8.0

>> -8.0 100KHz 1

300KHz 20*LOG10(V(VSOURCE))

1.0MHz 3.0MHz 2 20*LOG10(V(VLOAD)) Frequency

10MHz

30MHz

100MHz

Figure 9: Bode-type plot of Source Voltage and Load Voltage for frequencies 100kHz to 100MHz

Nguyn Th Bo Trm 06DT1

Page 6

Bo co TN SIU CAO TN

Lab1

Q: In this passive network, how can the voltage at the load be higher than the voltage at the source? A: The Load Voltage is higher than the Source Voltage at some high frequencies and is equal to each other at low frequencies. This is due to the effect of transmission line. At low frequencies the effect is not need to be concerned but at high frequencies it is necessary to use Transmission line. So the transmission line put the effect on the circuit: the presence of reflected signals that may have bounced back by the load toward the generator. So when the reflected signal bounds back it could cause the Vload to be higher than Vsource at some frequencies. 6. Replace the VAC source with a sinusoidal source VSIN: (Select appropriate values for amplitude and frequency. Set offset to 0). We get the new circuit Schematic below:
RS Vsource 50 VS VOFF = 0 VAMPL = 10 FREQ = 0.5G Z0 = 50 TD = 1ns CL Vres 1nF T1 Vload

RL 50

0
Figure 10

Since f = 0.5 GHz T = 1/f = 1/0.5 = 2(ns). The requirement is to use the transient analysis to obtain plots of the transient voltage waveforms Vsource and Vload for 5 periods of the wave. So needed time will be: t = 5 x 2 = 10 (ns) Simulation setting : - Set the Analysis type: Time Domain (Transient). - Set Running Time 10ns, Start Saving Data after 0ns and Maximum Step size 0.01ns.

Nguyn Th Bo Trm 06DT1

Page 7

Bo co TN SIU CAO TN
6.0V

Lab1

4.0V

0V

-4.0V

-6.0V 0s 1ns V(VSOURCE) 2ns V(VLOAD) 3ns 4ns 5ns Time 6ns 7ns 8ns 9ns 10ns

Figure 11: The transient voltage waveforms Vsource and Vload for 5 periods of the wave
Q: Does this make sense, given the transmission line parameters? A: Given time delay of the transmission line is 1 ns ( TD = 1ns). The phase delay therefore will be :

Delay

t Delay 1ns 360 360o 180o TPeriod 2ns

The graph above shows that the phase delay is (corresponding to 180o). Because it takes half period to go through the transmission line, the voltage at the load is half period late compared to the voltage at the source. This makes sense with the given transmission line parameters.

Nguyn Th Bo Trm 06DT1

Page 8