Lecture 09
Processor kbit
Memory
address bus
MAR
nbit
data bus Up to 2 k addressable
MDR locations
Word length = n bits
Control lines
R /W
( , MFC, etc.)
Connection of the memory to the processor.
k bits m bits
Module Address in module MM address
m bits k bits
Address in module Module MM address