The 8051 Microcontroller

Chapter 3
Hardware Summary

Lê Chí Thông

Ref. I. Scott Mackenzie, The 8051 Microcontroller

 Features of 8051

• 4KB ROM
• 128 bytes RAM
• Four 8-bit I/O ports
• Two 16-bit timers
• Serial interface
• 64KB external code memory space
Ref. I. Scott Mackenzie
• 64KB external Lêdata memory space
Chí Thông 2
 Comparison of MCS-51 Family

Ref. I. Scott Mackenzie Lê Chí Thông 3

FIGURE 2–1 8051 block diagram
PSEN’ - use external Program memory
ALE – Address/Data multiplexing
EA’ – 5V for internal ROM, 0V for
external ROM

Ref. I. Scott Mackenzie Lê Chí Thông 4

 Address/Data Buses
Multiplexing

Parallel I/O

Serial I/O

FIGURE 2–2 8051 pinouts

Ref. I. Scott Mackenzie Lê Chí Thông 5
 Around The Pins
• Port 0: dual purpose
o I/O port
o Multiplexed address and data bus (AD0-AD7)
• Port 1: I/O port
• Port 2: dual purpose
o I/O port
o High-byte address bus (A8-A15)

Ref. I. Scott Mackenzie Lê Chí Thông 6

• Port 3: dual purpose

Ref. I. Scott Mackenzie Lê Chí Thông 7

• /PSEN (Program Store Enable)
o Connects to /OE (Output Enable) of EPROM to permit
reading of program bytes

Ref. I. Scott Mackenzie Lê Chí Thông 8

• ALE (Address Latch Enable)
o Use to demultiplex the address and data bus

Ref. I. Scott Mackenzie Lê Chí Thông 9

• /EA (External Access) It is tied to +5V or ground.
o /EA = +5V: executes programs from internal ROM
o /EA = 0V: executes programs from external ROM

Ref. I. Scott Mackenzie Lê Chí Thông 10

• RST (Reset):

Ref. I. Scott Mackenzie Lê Chí Thông 11

• XTAL1 , XTAL2: On-chip oscillator inputs

Ref. I. Scott Mackenzie Lê Chí Thông 12

FIGURE 2–5 Relationship between oscillator clock cycles, states, and the machine cycle

A machine cycle is 12 oscillator periods.

Use 12 MHz crystal: a machine cycle is 1 µs

Ref. I. Scott Mackenzie Lê Chí Thông 13

• Vdd, Vss: Power connections
o Vdd is connected to +5V
o Vss is connected to ground (0V)

Ref. I. Scott Mackenzie Lê Chí Thông 14

 I/O Port Structure
• Port 1, 2, and 3 have internal pull-up resistors.
• Port 0 has no internal pull-up resistors.
• Instructions that input a port bit require the ‘1’ port latch.

Don’t need Bus-driver

Ref. I. Scott Mackenzie Lê Chí Thông 15
 Memory Organization
• Memory
o ROM: for program (code)  Code memory
 External: maximum 64K
 Internal (on-chip): depend on chips
o RAM: for data  Data memory
 External: maximum 64K
 Internal (on-chip): depend on chips

Ref. I. Scott Mackenzie Lê Chí Thông 16

FIGURE 2–6 Summary of the 8031 memory spaces

Memory Map

256-byte 64-Kbyte

Ref. I. Scott Mackenzie Lê Chí Thông 17

• Internal (on-chip) data memory
o Register banks (00H-1FH)
o Bit-addressable RAM (20H-2FH)
o General-purpose RAM (30H-7FH)
o Special function registers (80H-FFH)

Ref. I. Scott Mackenzie Lê Chí Thông 18

• Internal (on-chip) data memory:

General purpose Using for MUL,DIV

RAM
(30H-7FH)

Bit-addressable RAM

(20H-2FH)

Register banks
(00H-1FH) DPTR

Special function
registers
(80H-FFH)
Ref. I. Scott Mackenzie Lê Chí Thông 19
• General purpose RAM
o 80 bytes from addresses 30H to 7FH
o Accessed using direct or indirect addressing modes
Ex:
Direct
MOV A, 5FH
Indirect
MOV R0, #5FH
MOV A, @R0

Ref. I. Scott Mackenzie Lê Chí Thông 20

• Bit-addressable RAM
o 16 bytes from (byte) addresses 20H to 2FH
o 128 bits from bit addresses 00H to 7FH
o Bit can be set, cleared, ANDed, ORed, …
Ex:
To set bit 67H
SETB 67H
or
MOV A, 2CH
ORL A, #10000000B
MOV 2CH, A

Ref. I. Scott Mackenzie Lê Chí Thông 21

• Register banks
o Bank 0 (default), Bank 1, Bank 2, and Bank 3
o Change register bank by selecting bits RS1 and RS0 the
program status word
o One bank includes 8 registers: R0 through R7
Ex:
Read the contents of location 05H
into the accumulator
MOV A, R5
or
MOV A, 05H
Write the contents of the accumulator
into location 00H
MOV R0, A
Ref. I. Scott Mackenzie Lê Chí Thông 22
 Special Function Registers
• Program Status Word (PSW)
• A and B registers
• Stack Pointer (SP)
• Data Pointer DPTR = DPH:DPL
• Port Registers (P0, P1, P2, P3)
• Timer Registers (TMOD, TCON,
Timer1=TH1:TL1, Timer0 = TH0:TL0)
• Serial Port Registers (SCON, SBUF)
• Interrupt Register (IE, IP)
• Power Control Register (PCON)

Ref. I. Scott Mackenzie Lê Chí Thông 23

• Program Status Word (PSW)

Ref. I. Scott Mackenzie Lê Chí Thông 24

• A and B Register
o A (accumulator) register (Address E0H)
 The most versatile register
 Used for many operations (addition, subtraction,
multiplication, division, Boolean bit manipulations, …)
o B register (Address F0H)
 Used with the A register for multiplication and division
Ex: To multiply the 8-bit unsigned values in A and B and leaves
the 16-bit result in A (low-byte) and B (high-byte)
MUL AB
To divide A by B and leaves the integer result in A and the
remainder in B
DIV AB

Ref. I. Scott Mackenzie Lê Chí Thông 25

• Stack Pointer (SP) (Address 81H)
o Used to access the stack
o PUSH: SP increases before storing data on the stack
o POP: data is read from the stack and then SP decreases
o The reset value of SP is 07H  Stack is from 08H
o LIFO: Last In First Out
Ex: To set the stack beginning at 60H
MOV SP,#5FH
To store data from R1 register
into stack
PUSH 01H
To retrieve data from stack
to register R2
POP 02H
Ref. I. Scott Mackenzie Lê Chí Thông 26
• Stack Pointer (SP) (Address 81H)
Ex: MOV R1,#15H R1 15H R3 0FH R7 E9H
MOV R3,#0FH
0AH 0AH
MOV R7,#0E9H 09H 09H
PUSH 01H 08H SP=08H 15H
PUSH 03H SP=07H 07H
PUSH 07H
… 0AH SP=0AH E9H
SP=09H 0FH 09H 0FH
MOV R1,#67H
08H 15H 08H 15H
MOV R3,#0D8H 07H 07H
MOV R7,#63H
… R1 67H R3 D8H R7 63H
POP 07H
POP 03H R1 15H R3 0FH R7 E9H

POP 01H
Ref. I. Scott Mackenzie Lê Chí Thông 27
• Stack Pointer (SP) (Address 81H)
Ex: MOV R1,#15H R1 15H R3 0FH
MOV R3,#0FH
0AH 0AH
PUSH 01H 09H 09H
PUSH 03H 08H SP=08H 15H
POP 01H SP=07H 07H
POP 03H
0AH
SP=09H 0FH
08H 15H
07H

R1 0FH R3 15H

Ref. I. Scott Mackenzie Lê Chí Thông 28

• Data Pointer (DPTR) (Addresses 82H & 83H)
o Used to access external code or data memory
o DPTR is 16-bit register, including DPH (high-byte) and DPL
(low-byte)
Ex: To write 55H into external RAM location 1000H
MOV A,#55H
MOV DPTR,#1000H
MOVX @DPTR,A

Ref. I. Scott Mackenzie Lê Chí Thông 29

• Port Register
o P0, P1, P2, and P3 registers
o Used to access I/O ports
o Ports 0, 2, and 3 may not available for I/O if external memory
is used or if some of special features are used (interrupt, …)
o All ports are bit-addressable
Ex: To read data from Port 1 into A register
MOV A,P1
To write data from R7 register to Port 2
MOV P2,R7
To set bit 7 of Port 3
SETB P3.7
To clear bit 7 of Port 1
CLR P1.7 or CLR 97H
Ref. I. Scott Mackenzie Lê Chí Thông 30
• Timer Registers
o 8051 contains two 16-bit timer/counters: Timer 0 & Timer 1.
o Used for timing intervals or counting events
o Timer 0 = TH0 (high-byte) & TL0 (low-byte)
o Timer 1 = TH1 (high-byte) & TL1 (low-byte)
o Timer operation is set by the Timer Mode Register (TMOD)
and the Timer Control Register (TCON) (discussed in details
in Chapter 4).

Ref. I. Scott Mackenzie Lê Chí Thông 31

• Serial Port Registers
o 8051 contains serial port for communicating with serial
devices such as PC (via serial port) or other ICs with serial
interface.
o The Serial Control Register (SCON) is used to set various
modes of operations.
o The Serial Buffer Register (SBUF) is used to transmit and
receive data.
 Writing to SBUF loads data for transmission
 Reading SBUF accesses received data
(discussed in details in Chapter 5)

Ref. I. Scott Mackenzie Lê Chí Thông 32

• Interrupt Registers
o 8051 has a 5-source, 2-priority level interrupt structure.
o The Interrupt Register (IE) is used to enable interrupts.
o The Interrupt Priority Register (IP) is used to set the priority
level.
(discussed in details in Chapter 6)

Ref. I. Scott Mackenzie Lê Chí Thông 33

• Power Control Register (PCON)

Ref. I. Scott Mackenzie Lê Chí Thông 34

 External Memory
• When external memory is used:
o Port 0 is a multiplexed address (A0-A7) & data (D0-D7) bus.
o Port 2 is usually the high-byte of address bus (A8-A15)

Ref. I. Scott Mackenzie Lê Chí Thông 35

• Accessing External Code Memory
o External code memory is ROM enabled by /PSEN signal.
o Port 0 & Port 2 are unavailable as I/O ports.
o Port 0 is AD0-AD7 bus & Port 2 is A8-A15 bus.

Ref. I. Scott Mackenzie Lê Chí Thông 36

FIGURE 2–10 Read timing for external code memory

Timing diagram for external CODE memory access

Ref. I. Scott Mackenzie Lê Chí Thông 37

• Accessing External Data Memory
o External code memory is RAM enabled by /RD & /WR
signals using MOVX instruction.
o Port 0 & Port 2 are unavailable as I/O ports.
o Port 0 is AD0-AD7 bus & Port 2 is A8-A15 bus.

Ref. I. Scott Mackenzie Lê Chí Thông 38

FIGURE 2–11 Timing for MOVX instruction

For external DATA memory

Ref. I. Scott Mackenzie Lê Chí Thông 39

• Address Decoding
o If multiple ROMs and/or RAMs are interfaced to an 8051,
address decoding is required.
o Typically, a decoder IC such as 74HC138 is used with its
outputs connected to the chop select (/CS) inputs on the
memory ICs.
o Remember enable lines: /PSEN for code memory (ROM)
and /RD & /WR for data memory (RAM)
o Accommodate up to 64KB each of ROM and RAM

Ref. I. Scott Mackenzie Lê Chí Thông 40

FIGURE 2–13 Address decoding

ROM RAM

Ref. I. Scott Mackenzie Lê Chí Thông 41

• Overlapping the External Code and Data Spaces
o A RAM can occupy code and data memory space by using the
following circuit.

For external CODE and DATA memory

Ref. I. Scott Mackenzie Lê Chí Thông 42

 Internal RAM
• 256 locations from address 00H to FFH
• The content of one location is 8 bit.
Address

FFH Special Function

Registers
Address 8-bit content
80H (SFRs)
7FH General Purpose RAM
32H 0 0 0 0 1 1 1 0
30H
2FH Bit Addressable RAM One memory location
20H
1FH
Register banks
00H

Lê Chí Thông 43
 General
purpose
RAM
(30H-7FH)
Special
function
Bit-
registers
addressable
(SFRs)
RAM
(80H-FFH)
(20H-2FH)

Register
banks
(00H-1FH)

Lê Chí Thông 44
 General Purpose RAM
• Address from 30H to 7FH
• The content of one location is 8 bit.
Ex: MOV A,30H
This instruction moves (reads) the content of location 30H
(NOT data 30H) to register A.

A 30H

Ex: MOV 31H,R4

This instruction moves (writes) the content of register R4
to location 31H.

31H R4

Lê Chí Thông 45
 General
purpose
RAM
(30H-7FH)
Special
function
Bit-
registers
addressable
(SFRs)
RAM
(80H-FFH)
(20H-2FH)

Register
banks
(00H-1FH)

Lê Chí Thông 46
 Bit Addressable RAM
• Address from 20H to 2FH
• The content of one location is 8 bit.
• Can read/write a byte or a bit
Ex: MOV 20H, A ; writes the content of register A to location 20H.

20H A

Ex: SETB 20H.0 20H 1

or SETB 00H

Not affected

Ex: MOV C,31H

or MOV C, 26H.1 CY 26H

Lê Chí Thông 47
 General
purpose
RAM
(30H-7FH)
Special
function
Bit-
registers
addressable
(SFRs)
RAM
(80H-FFH)
(20H-2FH)

Register
banks
(00H-1FH)

Lê Chí Thông 48
 Register Banks
• 4 banks: Bank 0 (default), Bank 1, Bank 2, and Bank 3
• Change register bank by selecting bits RS1 and RS0 (in register PSW)
• One bank includes 8 registers: R0 through R7
o R0 of Bank 0 is location 00H
o …
o R7 of Bank 0 is location 07H
o R0 of Bank 1 is location 08H
o …
o R7 of Bank 1 is location 0FH
o R0 of Bank 2 is location 10H
o …
o R7 of Bank 2 is location 17H
o R0 of Bank 3 is location 18H
o …
o R7 of Bank 3 is location 1FH
Lê Chí Thông 49
 Register Banks – Your Turn!
o R1 of Bank 0 is location ………
o R5 of Bank 0 is location ………
o R5 of Bank 1 is location ………
o R1 of Bank 2 is location ………
o R2 of Bank 3 is location ………
o R6 of Bank 3 is location ………

Lê Chí Thông 50
 Register Banks
Ex: use default bank (Bank 0)

R5 ≡ 05H

MOV A, R5 = MOV A, 05H

Read the contents of register R5 Read the contents of location 05H
into the accumulator into the accumulator

MOV R0, A = MOV 00H, A

Read the contents of register A Read the contents of register A
into register R0 into location 00H

Lê Chí Thông 51
Register PSW (Program Status Word)

Lê Chí Thông 52
 Selecting Register Bank
The active bank is selected by bit RS1 (PSW.4) & RS0 (PSW.3)
RS1 RS0 Bank
0 0 0
0 1 1
1 0 2
1 1 3

Ex: MOV PSW, #00010000B ; select bank 2

or SETB RS1
CLR RS0
Try it: Select bank 1
……………………..
……………………..
Lê Chí Thông 53
 General
purpose
RAM
(30H-7FH)
Special
function
Bit-
registers
addressable
(SFRs)
RAM
(80H-FFH)
(20H-2FH)

Register
banks
(00H-1FH)

Lê Chí Thông 54
 Special Function Registers (SFRs)
• SFRs include register A, B, PSW, P0, P1, P2, P3, DPTR,
TMOD, SCON …
• All SFRs are accessible by name and direct address.
• Both of them must be coded as direct address
Ex: MOV P1, A ; Output register A to Port 1
MOV 90H, A ; same
 Same opcode: F5 90
Ex: MOV R1, ACC
MOV R1, 0E0H
 Same opcode: A9 E0
Ex: MOV R1, ACC
MOV R1, A
 Same function BUT different opcodes (A9 E0 vs. F9)
Try it: Input Port 2 to register A ……………………………
Lê Chí Thông 55
 References

• I. Scott Mackenzie, The 8051 Microcontroller

• Các tài liệu trên Internet không trích dẫn hoặc không ghi tác
giả

Lê Chí Thông 56