* Scan Fundamentals
• Full and partial scan techniques
• Level sensitive and edge triggered methods
* JTAG and the Test Access Port (TAP)
• JTAG Interface Signals
• Test Access Port Controller
• Test Access Port Instructions
Shift/Load G1
1 1D To next
From last 1
cell
cell C1
1D
C1
G1
* Full Scan
• Connection of all flip-flop elements into a single serial shift
register.
* Partial Scan
• Connection of a subset of all flip-flop elements to form a serial
shift register.
• There can be more than one partial scan chain.
* Boundary Scan
• All I/Os are isolated from the core logic by a serial shift register.
• This shift register can be used to apply system-level stimuli to the
core serially.
TAP TAP
Control Control
TAP
TDI
TCK
TMS
TRST
TDO
Boundary-Scan
Cell Test Registers
and Decoder
TAP
Controller
TAP
Control
Device ID Register
Bypass register
Instruction Decode
TDO
TDI Instruction Reg.
TMS TAP
Controller
TCK
nTDOEN
nTRST
TMS=0 TMS=0
TMS=0 TMS=0
Shift-DR Shift-IR
TMS=0 TMS=1
TMS=1 TMS=1
Exit1-DR Exit1-IR
TMS=0 TMS=0
TMS=0
Pause-DR TMS=0 Pause-IR
TMS=1 TMS=1
TMS=0 TMS=0
Exit2-DR Exit2-IR
TMS=1 TMS=1
Update-DR Update-IR
TMS=1 TMS=0 TMS=1
TMS=0
* TEST-LOGIC-RESET
• Test logic disabled; allows for normal chip operation.
* RUN-TEST-IDLE
• Controller state between scan operations.
* SELECT-DR/IR-SCAN
• Temporary controller states in which all test data registers selected
by the current instruction retain their current state.
• Initiates register scan sequence.
* CAPTURE-DR
• The selected test data register captures its data inputs on the rising
edge of TCK.
* CAPTURE-IR
• The instruction register loads a fixed bit pattern on rising TCK.
* SHIFT-DR/IR
• In these states the test data register (DR) or the instruction register
(IR), shifts its data by one stage on each rising edge of TCK.
* EXIT1-DR/IR
• These are temporary controller states. If TMS = 1, then on the
next rising TCK, the state machine will enter the Update-DR/IR
states.
* UPDATE-DR
• Some test data registers have latched parallel outputs.
• These outputs are latched on falling TCK
* UPDATE-IR
• On TCK falling the instruction shifted in during SHIFT-IR is
latched into the instruction register.
* PAUSE-DR/IR
• These states allow for the instruction/data shift operations to be
halted temporarily.
* EXIT2-DR/IR
• Temporary controller states allowing either resumption of or
termination of the current scan instruction.
* SCAN_N (0010)
• Connects the Scan Path Select Register between TDI and TDO.
• Selects scan chain for subsequent test operations.
* EXTEST (0000)
• Allows for testing of external logic.
• During SHIFT-DR scanned-in data is applied immediately to the
system.
* INTEST (1100)
• Allows for testing of internal logic.
* IDCODE (1110)
• Connects device identification register between TDI and TDO.
* BYPASS (1111)
• Connects a single stage shift register between TDI and TDO.
• Allows testing of individual devices to take place.
* CLAMP (0101)
• Connects a single stage shift register between TDI and TDO.
• Output signals are defined by values previously loaded into the
currently selected scan chain.
* HIGHZ (0111)
• Connects a single stage shift register between TDI and TDO.
• All outputs are forced to high impedence state.
* CLAMPZ (1001) NB. ARM-SPECIFIC
• Connects a single stage shift register between TDI and TDO.
• All tri-state outputs are inactive, but data supplied to outputs is
derived from the scan cells.
* SAMPLE/PRELOAD (0011)
• Selects the boundary scan register as DR, and samples or preloads
the chip I/Os.